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Terms of Reference 
Uninterruptible power supplies (UPS) are used to maintain a continuous supply of 
power to a critical load. 
The project proposed by Mr. Michel Malengret ,was to design a microprocessor 
controlled UPS to meet the following specifications: 
• The UPS must provide a 230V±l % single phase 50Hz output. 
• The harmonic content of this output should be less than 5% of the fundamental. 
• When the rated load is suddenly applied or removed, the inverter output shall not 
vary by more than 5%. 
• Under normal operating conditions the UPS should drawn a current from the 
supply at almost unity power factor. 
• Investigate the possibility of modifying an existing UPS system. 













Uninterruptible power supplies (UPS) maintain a constant supply of power to a critical 
load. The distinguishing features are a fixed voltage and frequency, low harmonic 
content and the ability to supply the load for a period of time after the incoming supply 
has failed. 
The document begins by identifying the typical power-line disturbances and their effect 
on various types of equipment. Together with the power conditioners used to suppress 
these disturbances, various UPS standby, line-interactive and on-line configurations are 
introduced. 
Next, the possibility of modifying a locally manufactured UPS to meet the design 
specifications is investigated. The performance of the system under load is evaluated 
, and forms the basis for the following decision. Due to the large number of 
modifications required and the inflexibility of local UPS topology, an alternative 
topology is adopted. 
In the new topology a power factor corrector, constructed around a DC to DC boost 
converter, interfaces with the incoming AC line. It delivers a half sinusoidal current 
into the DC bus. An IGBT inverter using sinusoidal unipolar pulse-width modulation 
regenerates the AC load voltage after filtering through a LC-filter. The DC bus voltage 
ripple is reduced by synchronising the inverter load and power factor corrector current 
while the battery pack maintains the DC bus during a power failure. 
The power factor corrector employs a dedicated analogue controller chip while a 
MCS-51 microcontroller generates the inverter PWM, provides the remote monitoring 
facilities, battery charging and performs general support tasks. 
The total harmonic distortion of the input current is measured at less than 4% while the 
power factor remained above 0.99 over the entire load range. The ripple regulator 
reduced the DC bus voltage ripple without any noticeable effect on the load. Under 
maximum load, the steady state output voltage is maintained during the -20%, + 10% 
variation in the incoming line voltage. However, the transient response fails to meet the 
5% design specification. A 0-100% load step results in a 7% drop in the output voltage 
while the loss of the load results 10% jump in voltage. System efficiency is measured at 
85%. 
It is the lack of processing power, precluding the use of floating point or an optimal 
control algorithm, which ultimately compromises the performance of the system. 
It is recommended that the microcontroller be replaced with a 16-bit processor or 
digital signal processor to provide the extra computational power needed to optimise 
the UPS response. To improve the voltage regulation, it is recommended that the 
control include an inner current loop while the switching frequency should be increased 
to reduce the energy storage in the output filter. Further adjustments and refinements 
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An uninterruptible power supply (UPS) provides a continuous flow of quality power 
to a critical load, independent of the condition of the primary supply. Quality power 
refers to steady state voltage regulation and transient regulation as well as the 
harmonic content of the output waveform. The performance characteristics that 
distinguish a UPS from other static AC power supplies are: 
• A constant voltage and frequency output while the primary supply fluctuates. 
• Low harmonic content. 
• Fast transient response time. 
• The ability to supply the critical load power for a period of time after the primary 
supply has failed. 
The need for the UPS has grown dramatically over the last decade. This growth in the 
market has been fuelled by the increased use of electronic equipment such as personal 
computers, network stations and AC drive controllers. The proliferation of electronic 
equipment has resulted in the 'pollution' of the AC mains in the form of unwanted 
harmonics. These harmonics are generated by the switching currents used in the power 
supplies and inverter drives. The increased number of consumers connected to the local 
power grid, combined with the problems associated with harmonic injection (reactive 
currents, losses etc.) have reduced the ability of the local grid to supply quality power 
to its users. This has meant more frequent line sags, over-voltages, spikes and power 
failures. 
The effect of powerline disturbances on the sensitive equipment depends on the type of 
equipment, whether any power conditioning equipped is installed and on the form and 
magnitude of the disturbance. 
Sustained under-voltages may cause motor drive controllers to trip out, which is highly 
undesirable in certain applications e.g. paper-mill. Over-voltages are known to fuse 
light bulbs and damage television tubes. 
Large repetitive voltage spikes can destroy electronic equipment. During a thunder 
storm, a single lightning strike can discharge over 400 billion watts within a 50 to 500 
microsecond duration, easily inducing thousands of volts in nearby powerlines. In 
laboratory tests1, it has been shown that a repetitive energy level of 111000000 joules is 
capable of destroying a PN junction buried within a microprocessor. With an average 
storm consisting of a number strikes per minute, the risk to sensitive equipment is 
substantial. 
The effect of a total loss of power depends on the duration of the failure and the 
equipment design. A personal computer (PC) power supply is designed to maintain its 
output for a maximum of 2 cycles ( ~ 100 milliseconds). Thereafter a logic signal from 













the supply allows the computer an additional 50 milliseconds within which to backup 
any information. Unfortunately, the configuration of PC's (harddisks, memory etc.) 
vary and with it, the power supply hold up time. Generally, unless the supply returns 
within a couple of milliseconds, the user will lose all the information. To combat the 
reduction of power quality, the resultant loss of production and associated costs, many 
users are now powering their sensitive loads through a UPS. 
This report details the design of a UPS capable of supplying quality power to these and 
other sensitive electronic loads. The objectives are: 
• To design a supply friendly on-line single phase UPS. 
• To ensure that the total harmonic distortion of the output is less than five percent. 
• To ensure the output voltage is maintained within five percent when the rated load 
is suddenly applied or removed. 
• To equip the UPS with a remote monitoring facility. 
The report is developed as follows: 
• In the first section, the typical powerline disturbances are introduced. Various 
power conditioners and UPS topologies are also described. 
• The performance of an available standby UPS is analysed. 
• A new topology is developed using information gleaned from the above analysis 
and a literature survey. 
• The design of the power electronic components is detailed. 
• The design of the digital controller is covered including the control algorithms. 
• The new topology is assembled, debugged and its performance analysed. 












2. Improving Power Quality 
In this section, the typical powerline disturbances are described and how power 
conditioners are used to protect sensitive equipment. Finally, uninterruptible power 
supplies and their various topologies are introduced. 
2.1 Typical power-line disturbances 
A total loss of power is generally caused by severe weather conditions. A direct 
lightning strike may require the opening of breakers to protect equipment on the 
distribution grid. 
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Figure l: Supply line failure 
High winds sometimes dislodge trees which fall and break nearby power-lines while 
flooding can short-circuit underground cabling, resulting in outages lasting an hour or 
more. Other factors contributing to a loss of power are transformer and generator 
failures. Under these circumstances, a couple of minutes may pass before the circuit 
breakers redirect the load onto an alternative supply. The cost of such an interruption 
for users can only be estimated. For an automotive assembly line its R920,000 while 
for a semiconductor manufacturer its around R80,600 to R3,680,000. At a probability 
of 0.001 for a I 5-minute interruption, computer users loose around Rl30,300,000 per 
year. 
Although a voltage sag lacks the severity of a power failure, it does nonetheless inflict 
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a certain measure of damage to a number of users. A voltage sag of just 250 
milliseconds can trip a paper manufacturing machine, resulting in hours of downtime 
and possible equipment damage. In the synthetic fibre industry, a voltage sag of 50 
milliseconds can shut down spinners, entailing long costly cleanups, product waste and 
lost production. Voltage sags are result of overload conditions or the turning on of 
heavy equipment such as furnaces and large induction motors. 
An over-voltage condition is caused by a sudden decrease in the system load or by 
incorrect transformer-tap settings at a substation. A sustained over-voltage may cause 
some equipment to trip out while destroying others. 
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Figure 3: Supply over-voltage condition (line swell) 
Harmonic distortion, usually low-order multiples of the line frequency, are the result of 
converters and inverters connected onto the same circuit. 
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Figure 4: Harmonic distortion of the supply 
The harmonics generally exist on a sustained basis, influencing the operation of some 
equipment. For example, mains signalling is a method by which signals can be 
superimposed on the mains wiring for the remote control of electrical equipment. If the 
harmonics injected correlate with the remote control signals, mains-signalling 
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Figure 5: The effect of commutation on supply 
This is the result of circuit breaker closings, powerline feeder switching and other short 
circuits caused by power electronic equipment such as AC to DC thyristor converters. 
Although frequency deviations are not a major problem for an interconnected AC 
power system, they are the result of region-wide network problems such as the loss of 
a primary feeder or generator instabilities. 
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Figure 6: Supply frequency deviation 
High frequency noise (EMI) is generated by most power electronic equipment due to 
the rapid switching of voltages and currents. It is also generated by air-conditioners, 
the arcing of welders, furnaces and thermostats. 
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Supply line surges or spikes are probably the most dangerous disturbances since they 
generally inflict the most damage. They are the result of lightning strikes, system faults, 




Figure 8: Supply line surges 
In the figure below, the voltage level and occurrence for a lightning induced spike is 
given for three typical environments: an office environment, a light industrial zone and 
a rural site. The figure clearly shows that within the office environment, electronic 
equipment should expect a number of spikes to exceed 3000 volts. 
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2.2 Power conditioners 
Power conditioners provide an economical and cost effective means of suppressing 
most of the typical powerline disturbances. The basic configurations include shunt and 
series surge suppressers, line filters. isolation and Ferro-resonant transformers. 
2.2.1 Surge Suppressers 
Surge suppressers do not eliminate the voltage spike but rather ensure that it remains 
within certain boundaries. The designs are based on a shunt or series configuration. 
The most common device used in shunt suppressers is the metal oxide varistor (MOY). 
At a low voltage, the device appears as a 
L--------------L capacitor to the connected circuit. As the 
Id 
E J:E 
voltage increases, this effect disappears 
and the device acts as a voltage dependent 
resistor. Throughout its normal operating 
range, it conducts only a couple of 
milliamps. When the voltage stress across 
the device is large (spike), breakdown 
occurs and a much larger current (~amps) 
flows. The duration and magnitude of this 
current impulse is used to calculate the 
N ___________ ,__ __ N required energy rating for the MOY's. The 
Figure 10: Shunt surge suppresser 
operations. 
devices are usually oversized so as to 
prolong their life expectancy i.e. number of 
The basic shunt surge suppresser consists of a MOY connected across the supply 
terminals to suppress differential-mode voltage spikes h Two additional MOY' s, 
connected from each supply terminal to the earth return line, are required to suppress 
common-mode voltage spikes le. It should be noted that the MOY has no effect on 
spikes or surges below the threshold voltage. The MOY also has a clamping response 
time which implies that spikes of very short duration are unaffected. 
Functionally, series surge suppressers act as a series impedance which varies from a 
low resistance under normal operating conditions to a high resistance when the 
transient appears. Two distinct advantages of using a shunt versus series suppresser are 
the absence of insertion loss and the simplicity of the circuit arrangement. However, 
since a shunt suppresser presents a low impedance to the transient, it must be able to 
absorb large amounts of power under pulsed conditions. The most practical method of 












2.2.2 Line Filters 
The line or EMI filter is a passive bi-directional low pass filter with a roll-off at the line 
frequency. The filter prevents mains-borne disturbances from interfering with the 
operation of the equipment while also preventing the equipment from conducting high-
frequency noise back into the utility grid. Capacitors alone cannot secure the required 
fall-off for the filter. The attenuation is improved by using one or more chokes. In 
general, the choke with the highest inductance is the most effective. However, the 
voltage drop across the choke rises with inductance, therefore the value must be 
chosen based on the load and the anticipated interference. Most EMI filters are based 
Line 
L _ ___,.,.._ ______ ~ 












toroidal choke. In 
this configuration, 
the inductance of 
both chokes is low 
while ensuring a small voltage drop at the expected load current. 
The capacitor values are a carefully established compromise between acceptable 
switch-on and switch-off currents and the risk of electrical shock in the case of 
defective or improperly connected earthing. Although the filter reduces mains or 
equipment generated interference, a spike or surge may excite the system and lead to 
resonance. For this reason, the filter is usually combined with a surge suppresser 
(MOY etc.) to quench possible oscillations. 
2.2.3 Isolation Transformers 
An isolation transformer with electrostatic shields not only provides galvanic isolation 
but, due to the primary inductance, also filters the differential and common-mode 





Figure 12: Isolation transformer with a tap-
changer 
8 
Compensation for voltage 
sags and over-voltage 
conditions may be achieved 
by the addition of a tap-
changer. The number of 
secondary winding tap points 
determines the precision with 
which the output voltage can 
be controlled. The taps are 
usually placed so as to 
compensate for a ±20% 











2.2.4 Ferro-resonant Transformers 
If an ordinary transformer operates at a high enough primary current, its core will 
saturate. Increasing the primary current any n.irther will then not increase the 
secondary voltage. Consequently, operating an ordinary power transformer in 
saturation will create a voltage regulator, though such operation is impractical since 
the primary saturation current is close to a short circuit. 
The Ferro-resonant transformer, on the other hand, is designed to operate in 
saturation. Since the secondary coil operates in saturation and not the primary, more 
flux must be produced in the secondary leg than in the primary. This is achieved by 
loosening the coupling between the windings with a magnetic shunt (air gap). 
Primary The output waveform of a basic Ferro-
[] 
resonant transformer is similar to square 
wave and suitable for many loads, but it 
does not satisfactorily provide power for Secondary 
: comput:r installations _a~d their electron!c 
I 
· loads without the add1t1on of a harmonic 
Regulated 'filter. 







Figure 13: Ferro-resonant transformer 
with a harmonic filter 
indefinitely. 
transformer is its ability to attenuate 
differential mode transients. Since the 
secondary winding operates in saturation, 
transients and spikes are clipped. Ideally, 
120dB of common mode rejection2 is 
available. The transformer will also 
maintain the output voltage to within ±2-
3% for a input variation as much as 
±20%. Another advantage is its overload 
characteristics. If the output is short 
circuited, the, current increases by only 
80%. A well designed Ferro-resonant 
transformer can maintain a short circuit 
Unfortunately, the Ferro-resonant transformer is a tuned circuit and is thus frequency 
sensitive. Typically, a 1 % (0.05Hz) change in frequency produces a 1.5% ( ~sv) 
change in output voltage. Another drawback is its efficiency: usually 88-90%. The 
wasted energy is radiated from the transformer core as. heat. 


























Figure 17: Standby ferro UPS configuration 
The line interactive UPS powers the load directly through the inverter. The inverter is 
also used to regulate the load voltage and charge the battery when operated in reverse 
as a rectifier. 














Figure 18: Line interactive UPS configuration 
Uninterruptible power supplies, in their various configurations, provide this protection 
as well as the ability to maintain the load in the event of a total loss of supply. 












3. Standby UPS Analysis 
In this chapter. a locally manufactured UPS is presented. The standby-type topology is 








• Status • : indicators 
Figure 19: Standby UPS component layout 
3.1 Overview of the Topology 
Refer to Figure 20. Under normal operating conditions, the bypass switch is closed. 
This enables the tap-changer to compensate for primary supply voltage variations. 
During a voltage sag, the lower tap is selected in order to boost the output voltage. 
Over voltages are catered for by selecting a higher tap-point. The load however 

















Figure 20: Topology of the local standby-type UPS 
When the supply fails, the bypass switch is opened to prevent the UPS from injecting 
energy back into the supply. At the same time, the PWM inverter is enabled and begins 
to power the load from the battery pack. The inverter is arranged in a standard push-
pull configuration. The main advantage of the push-pull circuit is that no more than 
one switch in series conducts at any instant in time. This is important when operating 
from a low DC voltage source, where the voltage drops would result in a significant 
reduction in efficiency. The switch drive circuitry is also simplified since both switches 
share a common ground. 
When switching occurs, the current shifts from one half to the other half of the primary 
winding. This requires very tight coupling to reduce the energy loss associated with the 
leakage inductance. It is also difficult to avoid the DC saturation of the transformer in 
a push-pull inverter due to the slight conduction imbalances between the switching 
elements. 
One method of avoiding saturation is to break the DC path with a series connected 
capacitor. Under conditions where the output is unbalanced (i.e. a change in load 
effects only one half-cycle), the blocking capacitor develops a DC bias causing 
alternate cycles to be of different amplitudes. This introduces an unwanted sub-
harmonic ripple into the output. An alternative method involves monitoring the 
average current and adjusting the conduction angles of individual switches. 
Unfortunately, extra harmonics are then introduced into the output waveform because 
of the asymmetric PWM. The current UPS system avoids saturation by introducing an 
air-gap into the core3. With an air-gap, the AC flux density iJ.BAc remains unchanged 
but the DC flux density BDc, generated by the DC current component in the windings, 
is reduced to prevent saturation. 
' 
Although the sinusoidal PWM is filtered by the transformer, additional filtering is still 
required to reduce the harmonic content of the output to within acceptable limits. The 












filter is formed by connecting a capacitor in parallel with the output winding. The 
primary inductance, together with the series inductance of the air-gap combine to form 
a bandpass filter. During commissioning, the filter resonant frequency m0 is tuned to 
the output frequency by adjusting the air-gap. The system is tuned until the output 
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Figure 21: Block diagram of the UPS controller 
An additional benefit of introducing the air-gap is the increased energy storage 
capability of the core. An air-gap decreases the slope of the BIH characteristic but does 
not change the required L113Ac· Hence there is an increase in the magnetising current 
&Ac. This corresponds to an effective reduction in core permeability. However, the 
energy stored is inversely proportional to core permeability µeff-
B2 
Energya- ... (1) 
µelf 
The energy is used to supply the load current during a primary supply failure and 
subsequent transfer to the battery backup supply. 
The output is controlled by monitoring the voltage on a separate winding. This 
arrangement improves the UPS response by limiting the amount of switching noise fed 
back into the control system. 
When the primary supply returns, the phase-locked loop (PLL) is enabled. Once locked 
onto the primary supply, the bypass switch is enabled and the PWM drivers disabled. 
At this point, the battery charger begins to recharge the battery pack. Depending on 













3.2 Performance analysis of the UPS 
The output of the UPS (Figure 22), with a small resistive load applied, was digitised by 
a HP54600A oscilloscope and uploaded to a PC using ScopeLink V2.02. A Fourier 
transform performed on the 2000-point sequence using the Goertzel AJgorithm4 
revealed a total harmonic distortion (THO) of 4.3%. 
1 IOOV .-o.oos 2.00~/ :f1 RUN 
± 
········i ········!·· ..... ;. ············ ··+· ······i· 
+ 
. . . . . . . . . . - . . ; . . . 
.. : ......... ;-- ...... : ... . 
·I l·l·l·i·l·l·l·l·i·l·l·l·l·i·l·l·l·I· ·l·l·l·I l•l•l•l•i·l·l·l·l·i•l•l·l·l·i·l·l·l·l·i•l•l•l·I• . . . t . . ~ : 
. . . . . . . ! . . . . . . ! . . 
+ ___ ......;__, 
Figure 22: The local UPS output (lightly loaded) 
In an attempt to distort the primary supply, three computers5 were powered from the 
same outlet. The first trace reveals the poor condition of the primary supply. The 
second trace is the UPS output. As evidenced, the UPS does little to improve the 
waveform quality. Although the primary supply level of 223Vrms is close to the 
desired 230Vrms, the tap changer selected the lower tap, thereby driving the output to 
255Vrms. Assuming the UPS was to provide emergency lighting, this output level 
would reduce the average lifetime of incandescent light bulbs by 8% 6 . This results in a 
net lighting cost increase of 30% per year. 
4 Brown, A.; "Goertzel alternative to the Fourier transform", E+W World, pp. 485-487, June 1993. 
Another algorithm which can be applied to a data set where N is not a power of two is the Winograd 
Fourier Transform Algorithm. Refer to Press, WH.;Teukolsky, SA. et al; "Numerical Recipes in C", 
Second Edition, pg. 509, Cambridge University Press, 1992 
5 Configuration: 486DX40+ 8M RAM+SVGA+340M Harddrive+Novell network 
6 Based on 230V/60W lOOOhr incadescent lamp. See ''Electronic energy-saving lamps with E27 screw 
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Figure 23: Primary supply versus the local UPS output 
The load transfer response during a primary supply failure was simulated by connecting 
the UPS to the primary supply through a double-pole double-throw (DPDI) relay. The 
activation signal (trace # 1) for the relay was then used to trigger the digital 
oscilloscope. 
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Figure 24: Transfer response with a 200W load applied. 
For a 200W load, the peak output voltage drops by ~10ov. The transfer takes around 
60 milliseconds before the voltage peak is within 5% of its final value, while the output 
voltage envelope oscillates for an additional 4-cycles before stabilising. However, for 
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Figure 25: Transfer response with a 200W load applied. 
·I· I I· ;t 
Under close examination, the UPS yielded similar results for the 400W load (Figure 
26). 
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Figure 26: Transfer response with a 400W load applied. 
The glitch as indicated in the above load transfers is caused by the slow response of the 
mains-fail detector. This is explained as follows: due to the mechanical nature of the 
test relay, the contactors open 6 milliseconds after receiving the rising edge of the 
activation signal. The UPS must now detect this as the point of primary supply failure. 
Meanwhile, the energy stored in the resonant circuit, formed by the transformer 
inductance and output capacitor, decays while supplying the load current (and any 
other loads connected to the same primary supply circuit). After a certain time, the 
UPS detects this failure. Only then does the PWM inverter begin operating and the 
bypass relay open to prevent back-feed into the primary supply. If the output voltage 
magnitude is increasing, the glitch is always generated since the resonant circuit cannot 












magnitude is decreasing, the energy stored in the resonant circuit will reduce the load 
I -dV/ vo tage dt· 
In Figure 27, the inverter is disabled to highlight the effect of the energy storage on the 
output waveform. At a lower output current, the load is maintained without a glitch for 
~s milliseconds after the power failure. Compared to the previous figure, it is clear that 
the ability of the resonant circuit to prevent glitches is a function of the load current. 
1 10.ov 2 iloov r 15.o~ 5.00~/ 5nglf1 STOP 
.// ..... '··. 
l 
.. : ......... : ......... =· ........ ; ........ . . . . . 
·~········:·········l·········:·········=······· 
Figure 27: The effect of energy storage on the output waveform 
In Figure 28, the efficiency of the UPS is plotted during a simulated supply failure. To 
obtain reliable and stable readings, a constant battery terminal voltage is required. 
Therefore, the battery pack was replaced with a high-current regulated DC supply. The 
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Under product specification, the manufacturer claims an efficiency of 80%, however 
resistive load tests reveal an average efficiency of 74%. At a load of 439 watts, 
efficiency has dropped to 70%. As the load approaches the maximum rated load of 500 
watts. the etftciency plunges to just over 60% reducing the back-up time by almost 
25%. Much of the wasted energy is dissipated as heat from the transformer, indicating 
its critical design. Fortunately, installed UPS systems are usually oversized to increase 
reliability and back-up time and therefore should never operate close to the maximum 
rated load. 
In the following chapter, the development and operation of a new topology 1s 












4. Development of the Topology 
In this chapter, the key issues of voltage regulation, harmonics and the supply failure 
transfer characteristic are addressed. Next a topology to satisfy the objectives is 
proposed. The chapters hereafter concentrate on the implementation of the various 
sub-sections. 
4. 1 Voltage regulation 
To compensate for primary supply over and under-voltages, the locally manufactured 
UPS uses a tap-changer with an auto-transformer. This method regulates the output 
voltage in discrete steps e.g. Yrri-20%, Ypri, Ypri+20%. Continuous voltage regulation 
would require an infinite number of transformer taps. The following alternatives were 
considered: a shorting-coil regulator; an active power filter and a Ferro-resonant 
transformer. 
4.1.1 Shorting-coil voltage regulator 
Refer to Figure 29. The shorting-coil voltage regulator7 is effectively a variable 
impedance controlled by a DC flux bias. Unlike conventional saturable reactors, it 
does not require an auxiliary DC source. The base drives of S 1, S2 are synchronised 
with the primary supply and shifted with respect to each other by 180°. When the 
Load 
Figure 29: Shorting-coil voltage regulator 
auxiliary coil on one of the limbs is 
short-circuited, the flux in that limb 
is 'frozen' at the value when the 
switch is closed. The rate at which 
the frozen flux decays is 
determined by energy dissipated in 
the winding and switch element. 
Since the two switches are 
operated alternately, a DC flux 
component is established in the 
core. The magnitude of the DC 
flux depends on the triggering 
angle which in turn determines the point on the waveform at which the flux is frozen. 
Thus by varying the triggering angle, it is possible to obtain a DC bias without an 
auxiliary DC source. This method of establishing a DC flux ensures a continuous input 
current with a low harmonic content. Since the DC flux polarity and phase relationship 
of the input current with the supply voltage are controlled by the triggering angle, the 
regulator can operate at a leading or lagging power factor. 
7 Mehta, P.; Thomson, T.; Karim, AA.; "Shorting-coil regulator", IEE Proc., Vol. 128, Pt. B, No. 1, 












In a UPS system, the shorting-coil voltage regulator can only compensate for 
overvoltages. Another disadvantage is an efficiency of only 80%. The wasted energy is 
dissipated in the auxiliary windings and switching devices. 
4.1.2 An active power filter 
Bhavaraju et al 8 proposed the active filter shown in Figure 30. A booster transformer is 







Figure 30: Bhavaraju et al active power filter 
corrective voltage 
VinJ through the 
transformer 
secondary. To 
provide the ride 
through capability 
during a voltage sag, 
an AC chopper 
powered from an 
auxiliary source 1s 
employed on the 
primary side of the 
booster transformer. The AC chopper is controlled by a peak detector and PWM 
generator. Although the filter was shown to have a fast response (correction within a 
half cycle) and low harmonic injection, it does however require an auxiliary power 
supply. Bhavaraju et al suggested the use of a healthy phase as the extra supply, but 
this is difficult when only one (i.e. single) phase is available. The proposed filter only 
compensates for voltage sags - overvoltages could also be regulated if the AC chopper 
is replaced with a full bridge inverter. 
4.1.3 The ferro-resonant transformer 
In the previous chapter, it was noted that because the ferro-resonant transformer is 
operated in saturation, it provides inherent voltage regulation. In a UPS system, a 
properly designed transformer could regulate the output voltage to within ±3% for an 
input variation of ±20%. Unfortunately, this does meet the I% regulation objective. 
Another drawback of a ferro-transformer is its frequency sensitivity: typically a 1 % 
change in line frequency produces a 1. 5% change in output voltage. This attribute 
would interfere with the PLL as it minimises the phase difference between the input 
and output voltages. 
4.2 Harmonic minimisation 
The UPS objectives require that the THO of both the input and output be at most 5%. 
During an online resistive load test, the locally manufactured UPS achieved an output 
8 Bhavaraju, VB.; Enejeti, P.; "A Fast Active Power Filter to Correct Line Voltage Sags", IEEE TIE, 












THO of only 4.3%. In standby mode however, a distorted primary supply voltage 
passed through the UPS with little reduction in harmonic content. 
Usually a passive power filter and capacitor are used to attenuate the harmonics9. 
Unfortunately this approach has a number of disadvantages such as size, resonance, 
fixed compensation characteristic etc. To solve these problems, various static VAR 
compensator (SVC) configurations have been proposed. While some SVC's generate 
low order harmonics themselves, many lack the response time required for fast 
fluctuating loads. Further research has also led to the design of various active harmonic 
filters. 
To reduce harmonics in a single phase system, Jou et al 10 proposed the active filter 











Figure 31: The Jou et al single phase active harmonic 
filter. 
The filter consists of a full bridge inverter connected in parallel with the primary 
supply. An inductor L 1 is used to ensure that the harmonic compensation current 
ic(t) injected back into the supply is smooth. Assuming the non-linear load current 
i L (t) is given as, 
... (2) 
Dividing the load current i L (t) into fundamental and harmonic components gives, 
... (3) 
9 Peng, FZ.; Akagi, H.; Nabae, A.; "A new Approach to Harmonic Compensation in Power Systems -
· A Combined System of Shunt Passive and Series Active Filters", IEEE TIA, Vol. 26, No. 6, Nov/Dec 
1990 
10 Jou, HL; Wu, JC.; Chu, HY; "New single-phase active power filter", IEE Proc. Power Appl., Vol. 












The compensation current ic (t) is then calculated by subtracting the real part of the 
load current at the fundamental frequency from the total load current i L (t) . 
... (4) 
The voltage fluctuation /1 VDc on the DC bus depends on the power rating of the filter 
and the load type. To ensure good harmonic compensation and high efficiency, the DC 
bus voltage is regulated. This is achieved by adjusting the amplitude of is (t) . 
The Jou et al single phase active filter has two distinct advantages: it can force the 
current is (t) to be a sine-wave even when the supply voltage Vs is distorted and; it 
can compensate for the harmonics of symmetrical and asymmetrical non-linear loads. 
With this filter connected at the supply interface, the UPS could maintain a highly non-
linear load and still ensure a THO ofless than 5%. 
4.3 Improving the transfer characteristic 
A supply failure was reflected by the locally manufactured UPS, as a output voltage 
sag - sometimes accompanied by a glitch. Generally, sensitive loads cannot tolerate a 
voltage sag of 15% for more than 30 cycles 11 . Similarly, a total loss of supply can only 
be tolerated for at most a half cycle. Certain PC manufacturers quote hold-up times in 
the region of 50 milliseconds; third party reviewers of UPS's have shown this to be a 
very conservative estimate12. In either case, the locally manufactured UPS response is 
within the specifications for a sensitive load. However, the design objectives require 
tighter control of the output voltage. 
The transfer characteristic can be improved by reducing the time taken to detect the 
supply failure 13 . The faster response by the detector could ensure that the output 
voltage is remains within the I% regulation limit. 
Another option is to use an online UPS configuration.- In a true online UPS system, a 
supply failure will have little effect on the output waveform. This is because the output 
is powered from the battery via an inverter. The primary supply is used only to charge 
the battery pack. 
4.4 Modifying the locally manufactured UPS 
To modify the locally manufactured UPS to meet the design objectives would be a 
costly and complex procedure. It would require the addition of modules to shape the 
UPS input current, regulate and deglitch the output voltage, speed the transfer 
response etc. This would result in a larger, bulkier and inefficient system. The 
11 The IEEE Orange Book, "Recommended Practice for Emergency and Standby Power Systems for 
Industrial and Commercial Applications", IEEE Std. 446, IEEE publication, 1987 
12 Bedford, M.; "Stonny weat11er - Lightning Protection", Computer Shopper, January 1995 
13 Shakarjian, DR; Standler, RB.; "AC Power Disturbance Detector Circuit", IEEE Trans. Power 












alternative is a complete redesign around the objectives. The latter approach has been 
adopted and is now detailed further. 
4.5 The proposed UPS topology 
The block diagram of the proposed topology is given in Figure 32. The configuration is 
that of an online UPS. The method by which each UPS block satisfies the relevant 
design criteria is described in the following subsections. 
AC Input AC to DC DC to AC Output 
Supply-+ Filter r-+ Converter t ~ Converter r-+ Filter f--+ Load 
Battery 
Backup 
Figure 32: Block diagram of the proposed UPS top logy 
4.5.1 Input filter 
The purpose of the input filter is to prevent the high frequency currents generated by 
the AC to DC converter from entering the AC power line. It is also attenuates spikes, 
surges, differential and common mode components which may be present on the input. 
4.5.2 AC to DC converter 
The output voltage of this converter must be larger than the incoming voltage to 
compensate for the voltage drops incurred by the DC to AC converter and output 
filter. 
A basic AC to DC converter is the full bridge rectifier. The output voltage can be 
increased by powering the rectifier through a step-up transformer connected to the 
supply. The use of step-up transformer can avoided by replacing the lower bridge 
diodes D2, D4 with capacitors. Unfortunately this method doubles the DC bus voltage, 
and increases device voltage ratings and bus ripple. In either case, the input power 
factor of the full bridge rectifier or voltage doubler is poor. An improved interface can 
be provided by increasing the AC side inductance14. The increased diode conduction 
interval reduces both the crest factor15 and form factor16 . A further improvement in the 
current waveform can be obtained using the arrangement shown in Figure 33. 
14 Mohan, N.; Undeland, TM.; Robbins, WP.; "Power Electronics: Converters, Applications and 
Design", pp. 414-415, John Wiley & Sons Inc., 1989 



















Figure 33: A passive filter to improve the line current ls 
By allowing a larger ripple vdl on cdl with cdl << cd2' the line current JS is 
improved. The ripple Vd 1 is then filtered by the low pass filter Ld, Cd2. The 
disadvantages of this arrangement are cost, size, losses and the dependence of the 
average de voltage of Cd2 on the load current. 
Even with the additional components, the full bridge rectifier cannot meet the 5% THO 
design objective. One option is to combine the rectifier and passive components with 
the active harmonic filter discussed previously17. The alternative is to combine the 
rectifier with a DC to DC step-up converter as illustrated in Figure 3418. Besides 
boosting and regulating Vd, the control circuitry can also ensure that the rectifier 
draws a sinusoidal current is (t) at unity power factor from the primary supply vs (t) . 
16 FormFactor = --1~s -
Js( average) 
17 Peng, FZ.; Akagi, H.; Nabae, A.; "A New Approach to Harmonic Compensation in Power Systems -
A Combined System of Shunt Passive and Series Active Filters", IEEE TIA, Vol. 26, No. 6, Nov/Dec 
1990 
18 A further rectifier-boost configuration for 3 phase systems is described by Zhao, Y.; Li, Y.; Lipo, 
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Figure 34: Active line current shaping using a DC to DC 
boost converter 
The higher DC bus voltage improves efficiency by reducing the i 2 • R losses. An 
additional benefit of a higher voltage, is the increased energy storage of the DC bus 
capacitor ( E rx V 2 ) while still limiting the physical size of the capacitor19. 
Furthermore, if the DC bus voltage is higher than the output voltage, the energy stored 
in the DC bus capacitor can be used to maintain the load current during a supply 
failure. As the load current flows, the capacitor relinquishes its energy causing the bus 
voltage to drop. The amount of ride through time t, provided by the bus capacitance 
C after a supply failure at time t 0 can be calculated as: 
( 
~ V · C · OJ + J2 · I RMs · cos( OJ · t 0 )J Jr - a cos - OJ · t 





i(t) = J2. J RMS • sin( OJ . t) 
~V = Vdc 10 - Vdcmin 
... (5) 
The ride through time t, also relaxes the requirements of the supply failure detector. 
Computational complexity is reduced since a DC voltage level is measured instead of 
monitoring, point by point, the envelope of a sinusoidal waveform. 
4.5.3 Battery Backup 
If during a supply failure the DC bus is connected directly to the battery pack, it 
requires that the discharged battery pack voltage to be larger than the minimum peak 













load voltage - after the elapsed backup period. The number of series-connected 
batteries 11 required for a load voltage VLoad can be calculated from, 
{
V +V J 11 = Roun ~oad . losses + O. 5 
bat(drscharg ed) 
... (6) 
Assuming a discharged battery voltage of I OV, a mm1mum peak load voltage of 
.Ji· 220VRMs - 5% ~ 296volts in a loss-less system, requires thirty batteries. Although 
basic in its implementation, the large battery backup pack has a number of significant 
disadvantages such as size, weight, extra capacity20 and cost. The alternative is to use a 
lower battery pack voltage and boost it to the correct level through a DC to DC 
converter. 
4.5.4 DC to AC Converter 
The sinusoidal output voltage can be synthesised through either a half-bridge or full-






Figure 35: a) Half-bridge inverter. b) Full-bridge inverter 
If in the steady state, v ac (t) from the half-bridge configuration is applied to an 
inductive load such as a transformer, capacitors C1 and C2 prevent saturation by 
blocking any DC current component. Unfortunately, the peak output is limited to 
0.5. vdc. For the required output of vac = 220V RMS' the half-bridge requires a DC bus 
voltage of at least 623V. Besides the increased cost associated with high voltage 
semiconductors, generating and maintaining such a high bus voltage would prove 
difficult for the AC to DC boost converter21 . 
20 Eg. Assuming a design objective requires 15 minutes of backup time. At 3k VA the DC bus current 
is 14 amps. Together, ignoring losses, this implies a battery pack amp hour (Ah) rating of 
14* 15/60=3.5Ah. The closest available battery is sized at 6.5Ah. The 3Ah extra capacity is an 
overdesign resulting in a cost increase. 
21 A higher bus voltage can be achieved using a voltage boosted boost converter. See AN19-14, 












Jn the full bridge inverter, the DC bus voltage can be reduced to a minimum of 311 V. 
This is at the expense of an extra two semiconductor switches S3, S4 . At the same 
power level, the switch currents are halved. This is a distinct advantage at higher 
power levels as it requires less paralleling of devices. 
In addition to determining the harmonic content of v
0
c(t) , the PWM method used to 
control the switches SrS4 will also influence the efficiency of DC to AC converter. 
These and other factors are discussed in the following section. 
4.5.5 Output Filter 
The purpose of the output filter is to ensure that the voltage supplied to the load is 
sinusoidal with less than 5% THD. The type of PWM switching strategy employed by 
the full bridge inverter defines the filter characteristic. Two switching strategies are 
considered namely: bipolar and unipolar PWM22 . 
Refer to Figure 35. If bipolar PWM is used, the diagonally opposite switches (S1,S4) 
and (S2,S3) are driven together. As illustrated in Figure 36, the control signal for the 
first pair (S1.S4) is generated by comparing the modulation signal Vmoct against the 
triangular waveform Vswitch. The signal is then inverted and used to drive (S2,S3). 
Figure 36: Bipolar PWM generation 
From the harmonic spectrum given in Figure 37, the output filter is required to reduce 
the amplitude of the switching frequency harmonic m 1 = fs / fm by at least 26dB to 
achieve 5% harmonic distortion. The required attenuation increases further as 
components around 2m1, 3mr, 4mr. are included. 
22 Other PWM methods are discussed in Prasad, N.; Ziogas, PD.; "Programmed PWM techniques to 















Harmonics h of.!I 
2m;+l 
Figure 37: Normalised harmonic spectrum for bipolar PWM 
Unipolar PWM is generated by comparing the triangular waveform Vswitch against a 
positive Vmod to determine the (S1,S2) switching instants while a comparison against a 
- Vmod controls (S3,S4). 
+Vmod / V switch -Vmod 
¥-rJV:~r~ 
~d _JJHfL9flFUffi~:_1 
-Vd . - - --~lfbmJLilJJlJdlMfr 
Figure 38: Unipolar PWM generation 
As illustrated in Figure 3 8d, the output of the full bridge inverter is the summation of 
these switch control signals. Switching occurs between OV and + Vdc or between OV 
and - Vdc hence the term unipolar PWM as opposed to the ± Vdc switching of bipolar 
PWM. Therefore, the EMI generated by the unipolar driven bridge is less due to the 
reduced <iJ dt at each switching instant. 
Closer examination of Figure 38d reveals twice the number of discrete pulses per cycle 
as compared to bipolar PWM. The advantage of effectively doubling the switching 
frequency appears in the output harmonic spectrum (Figure 39) where the lowest 
















Harmonics h off1 
Figure 39: Normalised harmonic spectrum for unipolar PWM 
The higher frequency components reduce the size and improve efficiency the output of 
the filter. With smaller filter components there is less energy storage. The lower energy 
storage limits output fault currents and the reduces filter input current. However, 
increasing the energy storage reduces the output impedance, assisting the output 
voltage under severe load changes. Either way, the design of the output filter is a 
compromise between harmonic and regulation requirements. The effects of the digital 
PWM implementation is covered in Appendix A while the filter design is continued in 
chapter 7. 











Figure 40: Power circuit of the proposed topology 
The proposed topology is easily adapted to three-phase systems. Converting to three-
phase requires an additional leg for both the rectifier and inverter. The UPS would then 













different power factor. Another application is as a single to three-phase converter. This 
is especially useful in rural areas where the provision of three-phase power is 
uneconomical23 . Furthermore, the rate structure of a three-phase service is higher than 
that for a single-phase service. Therefore, single-phase to three-phase converters are 
excellent choices for situations where three-phase power is not available. With the 
additional inverter leg, the proposed system could supply several kilowatt. This is again 
the result of its unity power factor front-end extracting maximum power from the 
single-phase supply. 
In the following chapters, the design of the various sub-sections are presented. 
23 Prasad NE.; Rahman, A.; Jakkli, R.; "Economic Single-Phase to Three-Phase Converter Topologies 












5. Power Factor Corrector Design 
5. 1 Design specifications 
The following specifications guided the design of the power factor corrector (PFC). 
Table 1: AC to DC converter specifications 
Parameter Specification 
Operating voltage I 80 .. 250VRMs 
Output power > 3.5kW 
Output voltage 380VDC (-5%, +0%) 
Power factor ::::; 1 
Total harmonic distortion <5% 
5.2 Power factor correction techniques 
Most PFC techniques using the boost topology are operated either in continuous or 
discontinuous inductor current modes with a constant or variable switching frequency. 
5.2.1 Discontinuous-mode operation 
The principle of a freely oscillating controller exploits the physical relationship between 
the voltage across and current through the boost inductor. It is only when the current 
in the boost inductor has gone to zero - hence the term "discontinuous tnode" - that 
the semiconductor switch goes conductive. ~--
The zero-current switching does away with the fast recovery diode's power-
squandering reverse currents. If the triangular currents flow continuously through the 
inductor, the input current averaged over a high-frequency period is exactly half the 
peak high-frequency inductor current. If the peak currents are located along a low-
frequency sinusoidal envelope, the input current available after filtering is also 
sinusoidal. 














Figure 41: Discontinuous mode inductor 
With the boost switch enabled, the 
inductor current is given by 
VL - d!L 
L - dt ... (I) 
The on-time of the semiconductor 
switch is controlled by the output 
voltage error amplifier. The on-
time varies with line and load 
conditions but can be considered 
constant for a half-cycle because 
the voltage error amplifier 
bandwidth is rolled off to OdB well 
current below the line frequency. This 
prevents the voltage loop from 
attempting to correct for the DC bus ripple caused from the delivery of a sinusoidal 
. h . 24 current mto t e output capacitor . 
Since ... 
VL (t) = iv,ine (t)I = Ji· V RMS • lsin( OJ· t)I 
and ... 
Therefore 
This relationship demonstrates that the instantaneous line current will track the 
instantaneous line voltage. 
The required on-time t0 N (t) is calculated as follows: 
P;n = v RMS. J RMS ... (2) 
It has already been established that the peak inductor current is exactly twice the 
average current due to the zero-current switching. Therefore combining (2) and (3) 
yields, 
Ji.p 
I 2 out (4) L(peak) = · n.V ··· 
'I RMS 
With the peak line voltage specified, the on-time is calculated from (I) as, 
24 Shimizu,T.; Fujita,T. et al; "A Unity Power Factor PWM Rectifier with DC Ripple Compensation", 













t = I ON(ma,) r:::2 . V · L(peak) "'If L RMS 
... (5) 
Combining (4) with (5), 
L·Pout 
1 - ') ON - - • ' 2 
l]· 1·RMS 
... (6) 
The on-time is adjusted slowly by the output voltage regulation loop. As already 
mentioned, the bandwidth of the voltage regulator is low so as to keep the on-time 
constant during the line cycle. The advantages of this approach are high noise 
immunity and simplicity since no squarer or sensitive multiplier circuitry is required. 
The off-time t0FF(t) is a function of not only the input voltage but also the output 
voltage V
0111 
• The time required for the inductor current to decrease from the peak 
value down to zero is expressed (assuming c is very large) as: 
{OFF(t) = r;:: . . .. (7) 
V0111 - "'1/2 · V RMS· Sin(UJ · f) 
Substituting the time variant form of (4) into (7) yields, 
2.J2 · L· P · sin(w·t) 
( ) 
out 
{OFF I = r;:: . 
1]· V RMS· (Vout - "'112 · V RMS· Sin(W · t)) 
... (8) 
From (8), it is noted that the maximum load condition coincides with the lowest 
switching frequency while higher switching frequencies are associated with light 
loading and high line voltages. 
The variable frequency operation (with the associated EMI I RFI problems) and 
troublesome peak current at increased power levels are avoided if the converter is 
operated in continuous mode. 
5.2.2 Continuous-mode operation 
A converter is operating in "continuous mode" if the inductor current remains above 
zero for the entire switching cycle. Constant frequency, average current mode control 
is now described. 
Referring to Figure 42 (on page 36). The controller consists of an inner current control 
loop and external voltage regulation loop. The current loop minimises the error 
between a sinusoidal reference and the measured current. The need for a current 












consequence of the time dependent input voitage in continuous current mode (CCM)25 . 
Hence only a continuous change of the duty ratio or operating frequency enables the 
boost converter in CCM to draw a sinusoidal line current. The current controller 
reference is formed by multiplying the rectified line voltage v;n(t) with the voltage 
regulator output. Because v;n (t) is included in the current loop reference signal, any 
distortion of this waveform is reflected as a corresponding distortion of the line current 



















Figure 42: Continuous current mode power factor corrector control 
structure 
The inductor current slope is usually small compared to the programmed level. 
Therefore peak current mode control is extremely susceptible to noise. Furthermore it 
is inherently unstable at duty ratios in excess of 50%. This instability results in a sub-
harmonic oscillation26 but is neutralised through the addition of "slope compensation" 
to the current nference. Ideally a compensating slope equal to half the inductor current 
down slope should be added to the reference27 . This will ensure that all disturbances 
die out for any duty cycle up to I 00%. 





-v;n) IL and thus varies as a function of the incoming line voltage. A fixed 
compensation slope will overcompensate much of the time, degrading performance and 
increasing the line current distortion. 
25 For an approach using a pre-calculated sine-wave template rat11er than a current sensor, refer to: 
Sivakumar, S.; Natarajan, K.; Gudelewicz, R.; "Control of power factor correcting boost converter 
wit11out instantaneous measurement of input current", IEEE TPE, Vol. 10, No. 4, July 1995 
26 Defined as a "deviation from the nominal operating point". 












The effect of ( l 0) is to introduce a damping resistor in series with the inductor. Above 
fc, the transconductance falls at 20dB/decade, increasing the control to output 
transfer function decline to 40dB/decade. The filtering on the current sense signal has a 
similar effect on the bandwidth of the transconductance. 
The time-scale separation between the fast dynamics associated with Jin (t) and the 
slow dynamics of r:,,,1 (I) is readily exploited by the cascade control structure. This 
separation exists since L << C and the requirement for a minimal phase displacement 
between v~11 (I) and Jin (I) . The current loop dynamics absorb the boost inductor. 
Consequently. the transfer function from the set-point to output voltage is reduced 
from a double to a single pole characteristic due to a current source driving the output 
capacitor. Thus the complexity of the voltage error amplifier and associated 
compensation network is reduced. 
The voltage error amplifier compensation is driven by the need to keep the input 
current distortion to a minimum rather than by stability requirements. If input power is 
given by, 
P. (t) = V. · sin(OJ · t) · i. · sin(OJ · t) = V ·I -V .J · cos(2 ·OJ· t) (11) m m m m m m 1n ··· 
Assuming the output capacitor C is large, the output power is, 
·Equating (11) and (12) yields, 
... (13) 
Due to the low frequency power unbalance, the output capacitor always presents a 
voltage ripple at twice the line frequency. This cannot be compensated for by the 
voltage control loop without distorting the input current. Therefore the loop 
bandwidth must be low enough to attenuate the second line frequency harmonic. 
However the low-pass filter used in the feedback loop to remove the offending 
component results in the slow voltage-loop dynamics. During sudden load changes, the 
output voltage may overshoot or undershoot for several supply cycles. The poor 
voltage regulation can cause oscillations when a load with an under/over-voltage 
lockout is connected. 
5.3 Controller selection 
Ideally a single controller should be used for both the power factor converter front-end 
and the IGBT inverter back-end. The 80C552 microcontroller is able to calculate and 
generate both the boost switch and inverter PWM but only at a low switching 












utilisation), a boost inductor of 3mH capable of withstanding a peak current of 36 
amps is required. 
By increasing the operating frequency, the inductance is decreased (for same ripple 
current specification). This allows a powdered-iron. moly-permalloy powder (MPP) or 
ferrite core material to be used. These materials offer reasonably high saturation-flux 
density and low frequency-dependent losses. The increased operating frequency 
improves system dynamics, reduces the injected harmonic currents and simplifies 
filtering. 
Although it is possible to simplify the control process30 and thereby increase the 
operating frequency while still using the 80C552, an analog controller was selected as 
it offered greater flexibility in terms of the power component selection. 
A number of manufacturers produce analog power factor controller ICs. Most are 
optimised for low power operation ( <1 kW) but can be utilised at higher power levels 
with some modification to the discrete components. They are listed in Table 2. 
The devices listed, if correctly applied, also claim to satisfy the harmonic requirements 
as imposed by the International Electrotechnical Commission (IEC). See Appendix H. 
Table 2: PFC manufacturers 
Manufacturer Device(s) 





Siemens TDA4814, TDA4817, TDA4862 
Unitrode UC3852, UC3853, UC3854*, UC3855 
Devices marked with a "*" are/were available in sample quantities. 
The MC33368 was rejected as it operates in discontinuous mode. Although the 
LT 1248 uses average-current mode control, its switching frequency is tied to the 
maximum multiplier output current through R.et· The UC3854 was selected as it 
clamps this current at 2 ·I Ac , thereby providing fold-back power limiting during 
brownouts and extreme low line conditions. It is also an industry standard device and 
supported by a number of second source suppliers (e.g. Tako TK3854). 
The design of the discrete components around the UC3854 are detailed in Appendix B. 
While a complete device datasheet is given in Appendix D, product briefs for the 
LT1248 and MC33368D are also included. 













5.4 Power component selection 
5.4.1 Full-bridge rectifier 
At line low ( l 80VRJ-.1s) and assuming an overall system efficiency of 80%, the bridge 
rectifier must have a l,t4v > (3500 I 0.8) I 180 = 24.3A . To withstand an over-voltage 
condition (+10%), VRRM >l.1·250·J2 ~389V. A Semikron SKBS0/12 bridge was 
selected to satisfy the above requirements. 
The SKBS0/12 datasheet is included in Appendix D. 
5.4.2 Boost inductor 
A toroidal-shaped core was selected as it is the most efficient magnetically. The core 
specifications are given in Table 3. 
Table 3: T520-28D core specifications 
Iron-powder mix 28 
Inductance (AL) 90nH/N2 
Effective magnetic length (Rm) 33. IOcm 
Effective magnetic area (A.:) 10.5cm2 
Effective magnetic volume (Ve) 347.55cm3 
Temperature range -55°C to+ 125°C 
Temperature coefficient +415ppm/°C 
Dimensions OD=S.2", ID=3.08", Ht=l.6" 
A distributed rather than a localised air-gap within the iron-powder eliminates the 
nuisance of a fringing field and its associated losses in nearby windings. It can also be 
used in place of ferrites31 and iron-alloy laminations. The material is a cost-effective 
design alternative to moly-permalloy powder (MPP), high flux or sendust cores. 
The -28 material mix was selected as it suitable for applications where the inductance 
must remain relatively constant over the entire load current range. The material is also 
able to store a large amount of energy with minimum saturation. 
In Appendix B, the required inductance is calculated as 500uH at a ripple current of 
1.8 amperes. The high peak current of 35 amperes and lOOkHz operation of the 
converter necessitates the use of Litz-wire to combat the skin.:.effect32 . A total of 800 
metres of polyester ironide coated # 17 wire was used to form a 40-stranded Litz-wire. 
31 The tenn "ferrite" implies the material is iron-based, but that is not the case. Ferrite materials are 
actually grouped into nickel-zinc and manganese-zinc types. 
32 The skin effect is the phenomenon of increasing current-density concentration in the surface layers 
of the conductors as frequency increases; it arises because the reactance associated with the possible 
current paths is the smallest near the conductor surface. It is the depth at which the current density 












Unfortunately a substantial winding area penalty must be paid to use Litz-wire. This is 
the result of its complex twisted structure and the presence of a large amount of 
internal insulation. 
As the polyurethane core coating has a dielectric strength of at least 500 volts, the 
Litz-wire was wound directly onto the core. The second layer was however insulated 
from the first using glass-based Scotch 27 tape. This was done to prevent a voltage 
breakdown between the two winding layers. 
The 500uH boost inductor design is covered in Appendix C. 
The number of turns is calculated as N = 93. From L = N 2 ·AL and without a DC bias 
applied, an inductance of 778uH is calculated. Measurement using a HP4285A 75kHz-
30MHz Precision LCR meter nonetheless revealed 853uH. The discrepancy between 
the calculated and measured value can be attributed to the winding construction. 
Firstly At, with a tolerance of ±10%, is quoted for a single evenly distributed layer at 
25°C. Assuming AL+ 10%, an inductance of 856uH is attainable. 
"Secondly, an iron powder core with a number of turns which are not evenly 
distributed will produce a higher inductance reading than expected'33 . The apparent 
inductance is increased by both self-capacitance and leakage inductance. 
5.4.3 Power switch 
The voltage rating for a boost converter power switch must be greater than the output 
voltage. This is because any parasitic inductance between the switch, boost diode and 
DC capacitor will induce a voltage spike as the switch turns off If the spike contains 
sufficient energy, the semiconductor will self-destruct due to avalanche breakdown. In 
addition, the sudden loss of a load will also increase the output voltage past its nominal 
value due to the slow voltage regulation loop response. 
A SOOY APT5012 was selected to satisfy the above requirement. The ISOTOP module 
encapsulates both the MOSFET switch and soft-recovery boost diode on a single 
aluminium nitride ceramic substrate. 
The peak switch current is the sum of the maximum inductor current and diode reverse 
recovery current. In appendix B, the peak inductor current is calculated as 
!peak = 32A. If a nominal diF/dt=200A/us is assumed (~150ns MOSFET tum-on), a 
reverse recovery current of 20 amperes is expected. Together, the 52 ampere peak 
pulse current is well within the APT5012 safe operating area. 
The reverse recovery of the diode produces EMI that increases with diF/dt. Elevated 
temperature also increases diode noise and thus EMI generation. The low lead 












inductance and shielded construction of the APT SO 12 ISOTOP assists in the reduction 
and containment of this EMI. 
The APT5012 datasheet is included in Appendix D. 
5.4.4 Output capacitor 
The selection of the output capacitor is determined by the peak-to-peak ripple voltage, 
RMS ripple current and the required lifetime of the capacitor. 
In Appendix B, a minimum output capacitance (, = 3000uF was calculated based on 
a 20ms hold-up requirement. The peak-to-peak voltage ripple is calculated as: 
p . I V _ no mm a 




2. Jr· f. co -
The above calculation assumes the inverter load is resistive. As this assumption is 
incorrect and also to allow for capacitor tolerances and ageing effects, two 2000uF 
450VDC electrolytic capacitors were selected. The additional lOOOuF, together with 
the inverter DC bus monitor described later, should ensure that the voltage ripple 
remains within 1 OV. By minimising the voltage ripple, the harmonics injected into the 
line current through the PFC voltage regulation loop are reduced. 
The life expectancy of a capacitor is a function of its temperature. The ripple current is 
responsible for the internal heating of the capacitor. For the boost PFC, ~t is 
. db 34 approximate y : 
J pnomina/ 
RMS(f,=lOOkHz) - . JV, . v := 14A-1-oo_Hz~11A 
T/ bus RMS(min) 
The calculated ripple current is within the specification of the selected capacitor. 




( )1 operating 5 .5 
T;nt_rise= J ·Text_rise= 84 ·10:=4.3°C 
rated · 
(85+ 10)-(50+4 3) 
L = Lrated · 2 10 = 2000· 2 lO = 3 3 13 Ohours 
For a prototype system, the above life time figure is sufficient. In a military or space 
application, a life time exceeding 100,000 hours would be required. 












5.5 Estimating the efficiency of the power factor corrector 
5.5.1 Calculation of the power loss in the bridge rectifier 
Assuming the worst case operating conditions ( V UNE = l 80V RMS and PLoad = 3 500W ), 
the losses are calculated as I'ioss =VF-. J d4V(max) := 39W. Mounted on the same 
0_052°C/W PFC heatsink, the temperature is expected to rise by a further 2°C above 
ambient. 
5.5.2 Calculation of the power loss in the boost inductor 
The boost inductor power loss is the sum of the copper and hysteresis losses35 . 
The total winding resistance is: 
n - L . R#l7AWG(Olm) = 20· 0.0166zooc = 8.3m0 
Total - (m) N 40 
strands 
Assuming 80% efficiency at a worst case line voltage of 180V RMS, the copper loss -
ignoring the skin effect - is calculated as: 
pcopper =I RMS 
2 
• nTotal = 24.3
2 
• 0.0083 = 4.9W 
The first step to determining the core loss finding the peak AC flux density. 
L ·I ripple · 500·1 o-6 · 1.75 
B = = ::: 44.8uauss 
AC 2 . N. A . 10-8 2. 93. 10 5. 10-8 (:> e . 
The core loss for a type 28 material is approximated by (fs > lOkHz ): 
Peare = 2.16 · 10-9 · / 131 · BA/03 'Ve = 2.16 · 10-9 · 100000131 • 44.8 203 · 347.55 := 5.91W 
The total inductor loss is therefore: 
pTota/ = pcopper +Peare= 4.9 + 5.91=10.81W 
If a lower inductance is used e.g. 15luH, the core loss would be 28.75W due to the 
much higher ripple current (20%) and therefore AC flux swing. 
The temperature rise that will result from a given core loss per unit volume is 
dependent on the core's effective surface area available to dissipate heat. Since volume 
is a cubed function and surface area is a squared function, a core's capacity to dissipate 
35 The inductor is the most efficient when the core and copper losses are equal. This also the point 












heat per unit volume varies inversely with size i.e. large cores can dissipate less heat 
per unit volume than small cores for the same temperature rise. 
The temperature rise for the T520-28D in free standing air can be estimated from the 
following (where Sis the surface area of the toroid): 
( 
p ) o.833 _ ( I 0806) o.833 _ 
0 
_ T = ro1a1(111w) ·- . 
Rise(oC) S - 629 = 10.7 ( 
The temperature increase above ambient is well below the recommended maximum of 
125°C. 
5.5.3 Calculation of the power loss in the diode and MOSFET 
In circuits such as DC-to-DC converters, it is a simple matter to determine the 
semiconductor losses. However in a modulated converter., the calculation is more 
challenging since the waveforms vary continuously. 
The power loss calculations for the APT5012JNU2 are adapted from the SGS-
Thomson application note - AN603. The Mathcad document detailing these 
calculations is attached in Appendix J. 
5.5.4 Calculation of the power loss in the DC bus capacitance and current sense 
shunt 
The total power loss in the capacitors is calculated as: 
0 ( 11) 
2 
pcapacitor = J- 'Resr = 2 · l 2 · 0.070 := 4.2W 
The power loss in the current sense at the minimum line voltage ( V LINE = 180V RMs and 
PLoad = 3 500W) is: 
~hunt = f 2 • Rshunt = 19.42 • 0.02 := 7.6W 
The inconvenience of such a small valued resistor and associated power loss can be 
reduced substantially through a current sense transformer (C.T.). A well designed C.T. 
has a wide bandwidth and low power loss. A C.T attached in-line with the PFC 
inductor will saturate since this current contains a significant DC component. The 
solution is two current sense transformers: the first is attached to the MOSFET drain 
( 
while the second to the FRED anode. Their connection reconstitutes the true inductor 












5.5.5 Analysis of the calculated PFC power loss 
Table 4: PFC losses 
Bridge rectifier 39W 
Boost inductor IO.SW 
Boost diode 137.4W 
MOSFET 167. lW 
Current sense shunt 7.6W 
DC capacitors 4.2W 
Total power loss 366.IW 
The worst case efficiency for the PFC is around 90%. The MOSFET switching loss 
can be reduced by decreasing the gate resistance but at the expense of increased EMI 












6. Inverter Design 
The following factors are covered in the design of the full bridge DC to AC inverter: 
power switch specifications; gate drive considerations for IGBT modules; the 
calculation of the inverter losses and the physical layout of the power circuit. 
6. 1 Power switch specifications 
Although the technology and control techniques exist to build a soft-switched full 
bridge DC to AC voltage source converter, the current efforts are aimed at the design 
of a hard switched system. It is hoped that a soft-switched system with lower device 
stresses and increased efficiency will be built in a follow-up project. 
In a hard-switched converter, the power devices experience simultaneously high 
voltages and currents at both tum-on and tum-off leading to high switching stresses 
and losses. The power devices require a large (square) safe operating area (SOA) 
which compromises their speed and forward saturation voltage. The power devices and 
converter load must also withstand high dildt and dvldt - a characteristic of all hard-
switching converters. Hence, to operate power devices under hard-switched conditions 
it is essential that the switching speed of the device can be controlled. 
Currently the selection of switching device is a choice between either a bipolar junction 
transistor (BJT), insulated-gate bipolar transistor (IGBT), MOS-controlled thyristor 
(MCT) or a metal-oxide semiconductor field-effect transistor (MOSFET). 
Since the BJT is a current controlled device, it requires a continuous base current to 
remain in the on-state. At high power levels, the low gain (~) of a power BJT results in 
a substantial base-drive current requirement (larger betas lead to a reduced breakdown 
voltage capability). Sometimes the devices are connected in a Darlington configuration 
to achieve a slightly higher current gain, but at the expense of a higher V ce(sat) and 
slower switching speed. Whether fabricated as a single unit or as a monolithic 
Darlington, a BJT has a significant storage time during the tum-off transition. Typical 
switching times are in the range of a few hundred nanoseconds to a couple 
microseconds. 
The MOSFET is a voltage controlled device. No gate current flows expect during the 
transition from on to off or vice versa when the gate capacitance is being charged or 
discharged. This simplifies the design of the gate driver circuitry. Because the on-state 
resistance ros(on) increases with the blocking voltage rating Bvoss, the conduction losses 
increase. The MOSFET turns on and off very rapidly because it is a majority-carrier 
device - there is no stored charge that must be injected or removed as there is with a 
BJT. Together, the total losses (conduction + switching) can be less than an 















Figure 44: Equivalent circuit of the 
MCT 
The MCT is a new device which combines 
the voltage and current capacity of a thyristor 
with a MOS-gated turn-on and turn-off 
(Figure 44). Turn-on is initiated by the gate 
signal but is completed regeneratively as in a 
thyristor. This results in a fast turn-on with a 
v~ry good di/dt capability but lacks the control 
required to limit the reverse recovery current 
in the free-wheeling diode. (A saturating 
inductor cah be used to reduce the diode 
current.) Turn-off is achieved by shorting out 
a thyristor base-emitter junction. A successful 
turn-off requires all cells to turn-off at the 
same time to prevent current crowding. This 
imposes a gate rise time constraint. A clear 
advantage of a MCT is the lower conduction 
voltage - typically a third to one-half that of 
an equivalent IGBT. 
The IGBT was developed specifically to meet the requirement for a robust, easy-to-use 
device, capable of switching high power at ultrasonic Collector 
frequencies. It combines the speed, ease-of-drive and wide 
safe operating area of a MOSFET with the low saturation 
voltage of a bipolar device (Figure 45). This makes the IGBT 
the ideal semiconductor switch especially for motor drives, 
but also for welding applications and uninterruptible power Gate __ _J . 
supplies. Active inductive switching tends to favour the IGBT I 
in medium to high frequency applications as its lower 
switching loss can out weigh the lower conduction loss of a 
MCT. An IGBT can also provide fault current limiting for a Emitter 
few microseconds allowing an orderly shutdown of the Figure 45: Equivalent 
system. An MCT has no such mechanism - in a resonant circuit of an IGBT 
circuit, shutdown would only be possible at the next zero-
current or lower current interval. 
From the above discussion, two half-bridge IGBT modules were selected for the DC to 
AC inverter. The required voltage and current ratings are now calculated. 
When the switching frequency is well above the fundamental output frequency and the 
energy flow is bi-directional, the required collector current rating of each IGBT can be 
estimated from36 : 
J = 2 · POUT • KL · Sm · lJ w 
c VDC(min) Ma. T/ 
36 Srajber, D.; "A short-cut to transistor current calculation in switch-mode power converters", 













• Pour - Desired output power in watts. 
• Vnc'(minJ - Minimum expected DC bus voltage. 
• KL - Current ripple. 
• Sm - Design safety margin. 
• Uw - Overload factor. 
• Ma - PWM modulation depth 
• 17 - Invener efficiency,. 
Assuming a worst case of Pour= 5000, VocrminJ = 330V, KL= 10%, Sm= 20%, U,..= l, 
Ma= 0.9, 77 = 85%, the peak IGBT collector current is calculated as ~53 amps. 
The DC bus is generated by rectifying the line voltage and then boosting it through a 
DC to DC converter. The configuration of the DC to DC converter is such that the 
output voltage will always be greater than or equal to the peak rectified line voltage. 
The DC bus voltage may also increase due to feedback from the load. A nominal ten 
percent increase is assumed in each case. 
The maximum expected bus voltage (maximum line voltage=250Vrms) is calculated 
as: 
r;; 110 110 
V = 'VL ·250·-·-~424 
DC(max) 100 100 
Superimposed onto the bus are the voltage spikes generated at each switching instant 
due to the source impedance and stray circuit inductance (L·di/dt). The stray inductance 
can be approximated through the following formula, 
( 
2 ·Lg ) _7 L = 2 · L · log-- - O 75 · 10 stray g r . 
where Lg is the length of the conductor in metres and r is the conductor radius in 
metres. 
A 100 amp conductor of length 10 centimetres between two 75 amp IGBT modules 
contributes 57nH to the total circuit inductance. If the load is short-circuited, the 
IGBT modules will limit the current to approximately 6 (homogeneous IGBT) to 10 
(epitaxial IGBT) times the nominal current rating. During a short-circuit turn-off time 
of e.g. 500ns, the stray inductance will cause an over-voltage spike of 
57 · 10-9 • 6 · 75 I 500 · 1 o-9 ~ 103V. Adding this to the DC bus voltage of 424 volts 
results in a peak bus voltage of 527 volts. 
To meet the above criteria (527V 53A), two half bridge Toshiba MG75J2YS40 (600V 












6.2 Gate drive considerations for the IGBT modules 
The correlation between the gate transfer characteristic and the switching performance 
of a MOSFET is well documented. A similar relationship exists for the tum-on of an 
IGBT, which is predominantly a majority carrier phenomenon. The MOSFET input 
stage of the IGBT drives the P-N-P transistor output stage and is therefore greatly 
affected by the gate drive signal. Increasing the gate drive voltage or decreasing the 
series resistance increases the rate at which the MOSFET input capacitance is charged. 
This results in a faster turn-on of the IGBT and a dramatic decrease in the tum-on 
switching loss. 
Tum-off of an IGBT is determined by its bipolar characteristics. The removal of the 
gate charge exerts little influence on the minority carriers stored in the n-epi region 
because they recombine at a rate determined by the carrier lifetime. The gate drive thus 
has only a minor influence on the turn-off losses of the IGBT, while playing a major 
role in determining the switching losses at turn-on. 
The switching losses is only one parameter that must be considered hen designing the 
gate drive for a hard switch inverter circuit. The other parameters are: 
• The effect of the inverse diode recovery time on switching loss and voltage 
transients. 
During tum-on, the diode recovery di/ dr combined with the DC loop inductance 
produces a recovery voltage transient. This recovery voltage transient can be 
limited to the rated breakdown voltage f the diode and IGBT in parallel with it, by 
increasing the gate resistance. A trade-off between this voltage overshoot and the 
turn-on losses is therefore necessary. 
• The effect of noise generated by the mverse diode on control and protection 
circuits. 
A very low series gate resistor can cause unacceptable ringing during the diode 
recovery. The stray inductance and parasitic capacitance can combine to form a 
resonant circuit which will then oscillate. The electrical noise (EMI) thus produced 
can then interfere with the control and protection circuits. This can be solved by 
increasing the gate resistance, but the solution is in direct conflict with the 
reduction of the switching losses. 
• DC loop inductance and voltage. 
The turn-off transient voltage is also caused by dildr induced voltage across the stray 
circuit inductance as the current changes its path from the conducting IGBT to the 
free-wheel diode. As noted previously, the gate drive has only a minor influence 
over the current fall, while the minority carrier lifetime has a significant impact on 
the turn-off losses and current di/ dt· The turn-off switching time and energy are 












causes a higher voltage to be induced across the device by the loop inductance. A 
snubber circuit may be required contain this turn-off voltage transient. 
• Short circuit protection. 
It has been shown that the ability of an IGBT to withstand a fault current can be 
improved by reducing the gate voltage applied to the device37. However, a 
reduction in the gate drive voltage should be accompanied by a reduction in the 
series gate resistor to avoid increasing the turn-on losses. Assuming a fault occurs, 
the rapid rise of current will pull the IGBT out of its full conduction state. The rise 
in the collector-emitter voltage Vee will cause a current to flow through the Miller 
capacitance C.r:· lf the gate resistance is high, the gate-emitter voltage Vge will 
increase resulting in a much higher current. By lowering the gate resistance, Vge can 
be clamped thereby reducing the fault current magnitude significantly. The lower 
fault current levels and therefore losses enable the device to better negotiate 
through the fault condition. This increases the device short-circuit endurance time, 
allowing the protection circuits more time to react. 
• Off-state J"/ dr protection. 
It is quite common practise to apply a negative voltage to the gate of the lGBT 
when it is required to be off, to ensure that the gate voltage cannot rise above the 
threshold level. Whether this is necessary will depend on the level of the gate 
threshold voltage, the ratio of the Miller capacitance Ccg to Cge and the maximum 
dvldr across Vee that the IGBT is expected to withstand. 
To simplify the inverter system and increase UPS reliability, two Semikron SKHI-21 
IGBT/MOS drivers were selected to drive the IGBT modules. 
To optimise switching performance, each driver includes a dual low impedance, high 
current, fully isolated, gate driver with separate turn-on and turn-off resistor values. 
The dead-time and over-current monitoring (through VCE) is adjusted through a 
number of external components. Also included is a fault memory which can be used to 
inform the control system through the error signal. Each driver also only requires a 
single + 15 volt power supply - this removes the need for a separate isolated supply for 
the upper IGBT. 
37 Castino, G.; Dubhashi, A.; Clemente, S.; Pelly, B.; "Protecting IGBT's against a short circuit", 












6.2.1 The calculation of the external gate driver components 
The connection of the various external components for one half of the SKHI-21 driver 







Figure 46: The connection of the external IGBT/MOS driver 
components 
Using the graph of switching time versus gate resistance, the following initial values 
are selected for a turn-on of 350ns and turn-off of 470ns. Later, based on experimental 
data, the values may be increased to reduce the diode recovery current and the turn-off 
voltage spikes. 
ROFF= 33.Q 
After establishing the turn-off time, the dead-time (µs) is calculated as follows: 
The recommended value of Rrv=OQ is selected - the dead-time is therefore 2. 7µs. The 
over-current I short-circuit monitoring is controlled through RCE and CcE. If the 
reference VcErrefJ is exceeded while the IGBT is in the on-state, the IGBT is turned off 
and the error signal activated. The reference VcE(reJJ is calculated as follows: 
V = 9·RCE(k.Q)-25 
CE(ref) } 0 + RCE (k.Q) 
The saturation voltage VcEr.wtJ for the MG75J2YS40 at fc=75A and VaE=l5V is given 
as 3.5 volts. To prevent false triggering, the reference level was placed slightly higher 
at 4.5V (RCE=l5kQ). 












To ensure that the IGBT is turned on completely, the inhibit time is placed at 2.3µs 
(CcE=390pF). The complete datasheet for the SKHI-21 driver and schematic is 
included in the appendix. 
6.3 DC bus capacitor specifications 
Directly or indirectly, over-stressed capacitors are involved in most circuit failures. 
Before the capacitor ultimately fails, it can directly contribute to the destruction of the 
switching devices and so mask the prime failure mechanism. It is therefore necessary to 
define the capacitor specifications to prevent such failure. 
The inverter ripple current Af c consists of a DC component - which is responsible for 
the real power transfer from the DC bus to the AC load - a large sinusoidal component 
at twice the fundamental and further components at multiples of the fundamental and 
switching frequency. The root mean square value is given by, 
It can be shown that lc(RMs) = 26.46 amps. To meet the expected ripple current, four 
capacitors with the following specifications are connected in parallel (Table 5). 
Value JOOOuF 
Capacitance tolerance -10%, +50% 
Voltage 450V maximum 
Temperature range -55 CC to 85 CC 
Life expectancy (rated voltage at 40°C) > 200 000 hours 
Ripple current (a), 30°C 13.42A 
(a), 50°C 12.2A 
(a), 70°C 9.15A 
~ 85°C 6.JA 
ESR (at 1 OOHz and 20°C) l30m.Q 












6.4 Estimating the efficiency of the inverter 
The overall efficiency of the inverter system is determined from the sum of the 
semiconductor and DC bus capacitor power losses. The power losses in the IGBT 
switch and inverse diode are used to determine the required thermal resistance of the 
heat sink. This will ensure that the maximum junction temperature is not exceeded. 
Later the accuracy of the theoretical calculations are verified experimentally. 
6.4.1 The calculation of the power dissipation in the IGBT switch and diode 
The total energy dissipation may be subdivided into the turn-on energy WoN, 
conduction energy WcoND and turn-off energy Wopp. The total power dissipation Pwss 
for the IGBT and inverse diode is the energy dissipation of each pulse summed over a 
complete output period. 
} T 
PLOSS = - . L (WON + WCON + WOFF) 
T t=O 
Pwss is also dependent on the load power factor. Conduction losses occur due to the 
voltage drop across the IGBT switch and diode. The conduction loss in the IGBT 
increases while the conduction loss in the inverse diode decreases as the load power 
factor approaches unity. This results in a greater Pwss since the voltage drop across 
the IGBT is higher than that of the inverse diode. This is illustrated in the following 
section. 
6.4.1.1 The calculation of the total conduction losses 
The IGBT on-state voltage changes little between room temperature and the maximum 
junction temperature. This is due to the combination of the positive temperature 
coefficient of the MOSFET section and the negative temperature coefficient of the 
voltage drop across the BJT drift region. These voltages are however functions of the 
current flow through the devices and can be approximated by the following linear 
relationships. 
For the IGBT switch: 
1 
vCE(ic)= VT +ic ·Rr = 1.7+ic. 75 
Similarly, the voltage drop across the inverse diode is given by: 
The inverter conduction losses are calculated using the method presented in the 
Semikron handbook. The method is based on the probability of the an inverter switch 












switching patterns. The resultant expressions are easy to calculate and compare 
favourably with the measured losses. 
The conduction loss for the IGBT switch is given by: 
) Vr·l, ( Jr ( )~ Rr·l/ (Jr 4 ( )~ } ' - = --· I +-·M ·COS,/, + . -+-·M ·COS,/, 
l<·Ri ![ . .J2 4 a 'I' 2. ![ 2 3 a 'I' 
Similarly, the inverse diode conduction loss is given by: 
V ·I ( ;r ~ R ·I 
2 (Tr 4 ~ p = D r • I - - . M . cos(,/,) + D r • - - - • M . cos(,/,) 
DIODE ![ . J2 4 a 'I' 2 . ![ 2 J a 'I' 
Ma is the PWM modulation amplitude, I, = 2 ·I peak and ¢ = a cos(pf) . The total 
inverter conduction losses are calculated by summing the losses across all devices 
(Ma=l, p{=J, fpeak=J5.4A). 
PLOSS = 4. (JjGBT + PDJODE) ~ 279.6W 
The effect of the load power factor on the above conduction loss at various values of 
Ma is illustrated in Figure 47. 
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Figure 47: The inverter conduction loss versus load power factor 
From the above graphic, it can be seen that a poor load power factor will benefit the 
UPS by reducing the inverter conduction loss and increasing system efficiency. 
6.4.1.2 The calculation of the total switching losses 
-
The IGBT turn-on WoN and turn-off WoFF dissipation is different for each current 
pulse. They are a function of the collector current, gate resistance, supply voltage, 












particular circuit configuration. Usually the manufacturer includes graphs of WoN and 
WoFF as a function of collector current and gate resistance but unfortunately these have 
been omitted from the Toshiba MG75J2YS40 datasheet. Therefore the switching loss 
in the IGBT can be approximated by the following expression: 
P -2.v .J .+.(1 +t) sw( IGBT) - DC max .Is on n/j" 
With a switching frequency of 6.2kHz and nominal bus voltage of VDc = 380, the total 
IGBT switching losses is P,wunsri ~ 202. I 7 watts. Since it is assumed that the 
maximum current is occurs at each switching transition, the predicted switching loss 
will be higher than the measured loss. 
The turn-on energy dissipation WoN in the inverse diode is small compared to the turn-
off energy dissipation WoFF and is therefore neglected in the following analysis. From 
the MG75J2YS40 datasheet, Irr and trr are determined as 3.9A and 7lns respectively at 
maximum current. The total inverse diode switching loss is P.w(DIODEJ ~ 1.32 watts. 
6.4.2 The calculation of the power loss in the DC bus capacitor 
The equivalent series resistance (ESR) is a lumped value representing all real power 
losses including dielectric and leakage losses within the capacitor38 . In high frequency 
power supplies, the rapidly changing currents combined with the capacitor ESR 
contribute significantly to the DC bus voltage ripple fl VDc = Af c · RESR . The power 
loss in the DC bus capacitor is calculated from, 
P,oss(CAP) = Af C 2 • Resr 
Using Af c = 26.46 amps and Resr = 130mQ I 4, the power dissipation distributed 
across all four capacitors at maximum load is P,
0
ss(CAP) = 22.75 watts. This power loss 
increases the internal temperature of the bus capacitors, thereby decreasing their life 
expectancy and reducing the UPS reliability. For a longer life, capacitors with a higher 
ripple current rating or more paralleled capacitors should be used. 
R 
38 ESR = tsr + P where tsr is the true series resistance and Rp comprises the 
1 + w 2 . R 2 . c2 
p 












6.4.3 Analysis of the total calculated power dissipation in the full bridge inverter 
Total conduction loss 279.6W 
Total switchin~ loss 203.49W 
DC bus loss 22.75W 
Total dissipation 505.84W 
Table 6: Analysis of the inverter power dissipation 
The expected efficiency of the full bridge inverter is ~90%. As revealed by Table 6, the 
switching loss contributes ~40% to the total inverter power dissipation. The switching 
loss may be reduced by decreasing the switching frequency but at the expense of a 
lower output waveform resolution. This will also place the harmonic components 
closer to the fundamental, thus increasing the size (and possibly order) of the output 
filter. An alternative is to reduce the IGBT turn-on and turn-off times. 
6.5 Thermal design of the inverter heatsink 
IGBTs are thermally limited. They must be mounted on a heatsink that ensures the 
junction temperature is below the rated maximum under the worst case condition of 
maximum power dissipation and maximum ambient temperature. The task of selecting 
the device-heatsink combination which results in optimum utilisation is referred to as 
"thermal design". 
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Figure 48: IGBT thermal circuit 
In Figure 48, the total thermal resistance, 
Reja is the sum of the internal junction-to-
case thermal resistance Rejc, plus the case-
to-heatsink thermal resistance Recs, plus 
the sink-to-ambient thermal resistance 
Resa· 
From the MG75J2YS40 datasheet: 
Rejc(IGBT) = 0.35°C/W 
Rejc(diode) = 0.83°C/W 
A thin layer of thermal grease, correctly 
applied to the mating surface between the IGBT module and heatsink, should result in 
a Recs of 0.005°C/W. 













pd(IGBT) = l l5.8475W 
pd(diode) = 4.925W 
The temperature increase across the thermal resistances due to device dissipation is 
therefore: 
t:.7;c(JGBT) = 115.8475·0.35 = 40.55°C 
!::,.~c(dlode) = 4.925 · 0.83 = 4.09°C 
!::.?:s = (2 • 115.8475 + 2 • 4.925) · 0.005 = J.21° C 
The total semiconductor power dissipation for the inverter bridge is P d(total) = 483 .1 W. 
The worst-case ambient temperature within the UPS cabinet is assumed to be Tacmax) = 
45°C. The maximum junction temperature is placed at Tj(max) = l 25°C, below the 
manufacturer's maximum of 150°C. The required thermal resistance of the heatsink 
~sa is now calculated as: 
T = ~(max) -(1::.~c(JGBT) + t:.?:s + I:cmax)) = 125 -( 40.55+1.21+45) = 0 07 oc·: I w 
]~ . 9 -
pd(total) 483.1 
In the laboratory, only cut lengths of heatsink were available. The closest match to the 
required thermal resistance was Resa = 0.27°C/W. To meet the required Resa = 
0.079°C/W, an air duct was constructed around the heatsink. An AC motor fan (more 
reliable than the DC equivalent) was then attached to the duct. To maximise the effect 
of forced cooling, the duct design aimed at minimising air turbulence while increasing 
the velocity of air over the cooling fins. As the manufacturer's specification did not 
include forced-cooling data for the particular heatsink the following experimental set-
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Figure 49: Calculation of the h.eatsink thermal resistance 
In Figure 49, a 
high current 
power supply is 
connected 




separate 15 volt 
supply is used to 
maintain the 
gate voltage. 
The heatsink was measured at its hottest point (under the IGBT) by a LM35D 
temperature probe inserted from beneath. The voltage across and current through the 
IGBT were recorded by an average responding voltmeter and LEM module 
respectively. To ensure accurate calibration results, the mounting and position of the 
heatsink during the experiment was chosen so as to mimic the actual installation within 
the UPS cabinet. The experimental results for a 1 OOW dissipation are illustrated in 
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Figure 50: Heatsink thermal calibration - natural cooling 
From Figure 50, the thermal resistance is found to be 0.28°C/W. This compares 
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Figure 51: Heatsink thermal calibration - forced cooling 
The effect of forced cooling is clearly visible in Figure 51. The maximum heatsink 
temperature is only 33.3°C versus the 53.8°C in Figure 50. This reduces the thermal 
resistance to Resa = 0.076°C/W, a 3: 1 improvement over the natural cooled heatsink. 
These results indicate that the heatsink and air-duct will ensure that the IGBT junction 
temperature does not exceed the desired Tj(max) = l 25°C. However, the safety margin is 
only 0.003°C/W - less than Recs . If the assumption that the maximum UPS cabinet 
temperature of 45°C is incorrect, the IGBT modules could be destroyed by thermal 
runaway. This is possible since the switching losses of an IGBT are highly dependent 
on temperature. The increased cabinet temperature would in turn increase Pd which 
would in turn increase Tj and so increase Pd etc. With such a small margin, thermal 
runaway could also be induced by a change in altitude - the efficiency of a heatsink 












r~f the lack <?fa reasonable safety margin - is not robust. It is however considered 
s1.~fficientfor the prototype .\ystem. 
In a UPS application, the reliability of the equipment is of utmost importance. Since 
the failure rate for semiconductor devices doubles for each I 0°C increase above 50°C, 
the UPS thermal design should aim for an even lower Tj(maxl . This could be 
accomplished by a larger heatsink or by increasing the air-volume forced through the 
duct per hour. Except for a water-cooled sink, it would be very difficult to keep the 
case temperature of the I GB Ts at less than 90°C. 
6.6 The construction of the power circuit 
Before the IGBT modules were mounted, the heatsink was first machined to ensure a 
flush mounting. All mating surfaces were coated with a thin layer of thermal grease to 
ensure a good thermal conductivity. The thermal grease is used to remove the air from 
between the microscopic high points on the mating surfaces to effectively utilise the 
entire surface area for heat conduction. The IGBT modules were then fastened 
according to the manufacturer's torque specifications. All exposed areas of the 
heatsink were lacquered to prevent the aluminium oxidising, reducing its effectiveness 
to dissipate heat due to an increased thermal resistance. 
To reduce the inductance, the DC bus was connected using two flat parallel copper 
bus-bars. The copper cross-section was calculated to ensure that no overheating of the 
IGBT is caused by bus-bar heating. The circuit inductance was further minimised by 
mounting the electrolytic bus capacitors symmetrically above the two IGBT blocks. To 
improve the high frequency response, each electrolytic was bypassed with a WIMA 












Figure 52: Isometric view of the inverter layout 












7. Filter Design 
This chapter describes the selection of the UPS input filter and the design of the 
inverter output filter. 
7. 1 Input Filter 
EMI (Electromagnetic Interference) also known as RFI (Radio Frequency 
Interference), is unwanted electromagnetic energy that propagates via radiation and 
conduction over system signal and power lines. Conducted EMI can affect the 
operation of other electrical equipment connected to the same source39. Although EMI 
cannot be eliminated completely, it can be attenuated to safe levels as recommended by 
the Federal Communications Commission (FCC) and similar organisations. 
An EMI filter used on the power line is a low pass filter that: 
• Prevents the entry of high frequency interference carried by the AC power line into 
the protected equipment. 
• Prevents the exit of interference energy generated within the protected equipment 
into the AC power line. 
The basic approach to EMI filtering is to use a combination of inductors and capacitors 
to divert the flow of EMI currents away from the victim while at the same time allow 
the low frequency (50Hz) operating current to pass through unaffected. 
EMI Victim 
Earth 
The capscttor ai::roi.B the ll1lf.ll lines 
d~ru: .iidilicllal c urr.nl 111way from 
the EM I vi:tirn. 
EMI Source 
M::.&t ()f Ito& E:M I ClJITflnl& pus !ti rough th& low 
i~11 path providll<I by th& capaciier~ !IS 
the Sll'8'/ loouctanca otth& commcn med& chok& 
~revents exltc'n'arm the EMI \lk:tlm. 
Figure 53: EMI filter operation 
Referring to Figure 53. Filtering common mode EMI requires capacitors to earth. 
These capacitors are classified as Y capacitors and safety regulations limit these 
capacitors to relatively low values. Consequently, high values of inductance are 
39 EMC (Electromagnetic Compatibility) versus EMI is the ability of a system to function reliably in 












essential for effective filtering. Differential mode filtering requires capacitors across the 
input lines. These capacitors are classified as X capacitors. 
Rather than design a new filter, an off-the-shelf FCC compliant EMI filter was 
selected with a sufficient current and voltage handling capability. 
Effective reduction of interference requires proper installation of an EMI filter. Ideally, 
the EMI filter should be mounted at the point where the power line enters the UPS 
cabinet. As the prototype system not have a cabinet, the filter was mounted against the 
wall socket. To prevent the system radiating interference, all leads were twisted and 
wherever possible, shielded cabling was used. 
7.2 Output Filter 
The purpose of the output filter is to reduce the harmonic content of the inverter 
output to an acceptable level. Therefore the filter specifications are based on the 
inverter PWM harmonic spectrum. During the design and implementation of the filter, 
due consideration must also be given to the transient response of the output voltage 
i.e. when the load is suddenly connected or disconnected. 
7 .2.1 Specifications 
The calculated harmonic spectrum for the inverter switching at 6.274kHz (mF125.5) 
with ma=0.86 is given in Figure 54. An 8192-point FFT applied over a single output 
cycle of 20 milliseconds was used to generate the plot. 
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Figure 54: IGBT inverter harmonic spectrum ( 0 - 25kHz ) 
Including the first N/2 terms, the THD for the inverter output in Figure 54 is calculated 
as 94.4%. The output filter should ensure a THD of no more than 5%. To allow for a 
safety margin, a design THD of 4% was chosen. 
The output filter, located between the inverter and load, must be designed to avoid 












Interactions may be avoided if the design incorporates both the input and output 
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Figure 55: Output filter impedance specifications 
The following filter impedance specifications must be satisfied (Figure 55). 
lz1Nv I < iz1F I 
IZaFI < JZLI 
Load 
Besides providing the required attenuation, the output filter should also be designed 
with highest possible input impedance Zw while providing the lowest possible output 
impedance ZoF to the load. It is important to note that these requirements are 
conflicting as both the input and output impedance are proportional to its characteristic 
impedance - a filter designed for a large input impedance has a large output impedance. 
7 .2.2 Configuration 
Ideally the inverter filter should have a band-pass characteristic with the centre 
frequency tuned to 50 hertz. This would ensure a small current component in a parallel 
configuration or a minimal voltage drop across a series filter. 
The components for a parallel band-pass LC-filter are unwieldy as they must be 
selected for the line frequency. A high-Q ( = w · C · R) is also desirable to reduce losses 
and provide the required attenuation. A slight conduction imbalance between the upper 
and lower IGBTs, due to temperature or process variations will result in a large DC 
current through the inductor. This can however be prevented by actively adjusting the 
PWM but at the expense of an extra control loop. The centre frequency is also effected 
by the load impedance. 
In a series LC-filter, the components are also selected for the line frequency. In 
addition, the capacitor must carry the rated load current. This requires a capacitor with 
a low ESR to prevent over-heating and possible failure. 















Invertei· LC-filter Load 
Figure 56: Inverter - filter - load equivalent circuit 
With L=7mH and C=25uF, the following impedance relationships exist: 
'
z!FI = 22.8 
pf=0.5 
'
zLj = 2i.2 
pf=0.5 
'
z!FI = 19.7 
pf=0.6 lzlj = 17.6 pf=0.6 
'
ZJNV I = 2.1 < f=50Hz 
'
ZaFI = 1.03 < 
f=50Hz 
'
zLI = 1s.i 
pf=0.7 
'
zLj = 112 
pf=0.8 
lz!FI = 11.8 pf=0.7 
'
z I = 11 
IF pf=0.8 
lz!FI = 18.s pf=0.9 lzlj = 11.8 pf=0.9 
lz!Flpf=I = 10.6 
'
zLI = 10.6 pf=I 
As illustrated above, the design goals of avoiding interactions at both sides of the filter 
for various load power factors are met with the components selected. It can be shown 
that the output THD limit of 4% is also satisfied. 
To reduce the transient recovery time, it necessary to use a 'light-weight' LC-filter 
which minimises the stored filter energy. Unfortunately 'light-weight' filters have 
inherently poor low-frequency harmonic attenuation characteristics. The harmonic 
purity of the output and transient performance are thus conflicting requirements. If 
either L or C in the current design is reduced to minimise energy storage, the THD 












7 .2.3 Filter influence on the output voltage regulator 
The transfer fonction for the filter-load combination is calculated as ( 14). 
1+s·(·'·R , ~ esr 
(J(s) = 1 · (-, R 
-, ( ) 2 -.. + S · --· · esr 
I+ s · C · R""' + R,- + s · L1 · C + . . ZL 
... (14) 
The zero in the filter response introduced by the capacitor ESR improves stability by 
increasing the phase margin. Unfortunately it also tends to exhibit large variations with 
temperature and manufacturing tolerances. Accordingly the output voltage regulator 
performance is optimised with minimal dependence on this parameter to guarantee 
loop stability under all conditions 
The output filter also introduces a pair of complex poles. This peaking of the output 
filter near its resonant frequency may increase the overall loop gain above unity. 
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Figure 57: Output filter frequency response for load power factors 0.5 to 1.0 
Figure 57 was generated using the PSpice simulation circuit depicted in Figure 58. 






























8. Control software development 
This chapter describes the control algorithms implemented within the UPS software. 
The "C" listing is given in Appendix F while the controller schematics are included in 
Appendix E. 
8. 1 Microcontroller selection 
The Philips 80C552, a derivative of the popular MCS-51 microcontroller family was 
selected to control the UPS, as the development tools and experience were already 
available within the power electronics department. The block diagram of the 80C552 is 
given in Figure 59. 
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This derivative was selected primarily because of the dual PWM generators, 10-bit 8-
channel analogue to digital converter and relatively high clock frequency of l 6Mhz 
(instruction cycle time = 750 nanoseconds). For further information on the 80C552, 












8.1.1 Digital implementation considerations 
Microcontroller-based control provides several benefits over traditional analog control 
methods e.g. the ability to implement sophisticated control algorithms which would 
normally have required complex hardware at high cost. 
However, there are several implementation issues which must be considered: 
• AID conversion time and resolution - the former limits sampling frequency while the 
later is responsible for steady state errors and controller induced oscillations (limit 
cycles). 
• PWM frequency and resolution. The time taken by the PWM module to change the 
duty cycle introduces a phase delay which is critical to the controller design as it 
limits the controller sampling rate and gain. A duty cycle update during a switching 
cycle may introduce glitches into the PWM output destabilising the controller. 
• Computational delay - limits the controller complexity and performance. 
• Word length and the effect on calculation precision. 
• Sampling frequency - high sampling rates increase the processor burden but 
improves system performance. However, sampling above 40 times the system 
bandwidth yields diminishing returns40 . 
8.1.2 Control signal interface 
- DC bus 
l. r -$ IGBT Output 
I 
i Charger I ZLoad I PFC 
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-1- Inverter Filter 












Figure 60: Control signal interface 
The block diagram in Figure 60 outlines all the signals used and generated by the 
microcontroller. A detailed set of schematics is included in Appendix E. The process 
by which these signals are generated and processed follows. 
4° Franklin, GF.; Powell, JD.; Workman, ML.; "Digital Control of Dynamic Systems", 2nd Edition, 












8.2 Software flowchart 
The software flowchart is given in Figure 61. All control algorithms are embedded 
within the main program, while the interrupt routines provide information to the main 
program or process the information generated by the main program. In either case, the 
infom1ation is transferred between the two software levels through a set of globally 
accessible data registers. 
Initialisation 
Soft-starter 




Interrupt service routines 
: : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : :, '..· 
Timer 0 
PWMupdate Phase ,...._ _ __,_ 

















Figure 61: Controller software flowchart 
For maintainability and portability, the majority of the software was written in "C". 
The source code was compiled to object format and linked into binary format using the 
KeilC5 l development tools41 . To speed the debugging process, the binary file was 
loaded into a Viper™ EPROM emulator42 . Only once the code was operating as 
expected was an EPROM programmed and inserted into the controller board. 
To assist the debugging process, a monitor program was developed to echo register 
values and data back to the PC through the serial communications port. The monitor 
code formed the basis for the Microsoft Windows-based UPS control panel, discussed 
in section 8.4.3. 
41 CS I VS.10, Keil ELEKTRONIK GmbH, 1995 












8.3 Main control program 
During initialisation, the controller performs a number of tests on the UPS hardware 
(program memory checksum, battery level, voltage and current feedback levels). The 
results of these tests are echoed through the RS232 communications channel. 
Thereafter, the processor loops sequentially through the current and voltage controller, 
DC bus monitor, ripple regulator, battery charger and system management code. 
8.3.l Current controller 
Arbitrary loads cannot be fed directly as any imbalance between the upper and lower 
switching elements of the inverter will result in a DC component. 
The presence of DC in a transformer-like load can saturate the core material due to the 
asymmetric transversal of the B-H curve. The subsequent loss of impedance and 
resulting over-currents will most probably damage the load, inverter or both. 
The general solution is an isolation transformer attached to the inverter output with a 
small air-gap and low flux density. An alternative, as adopted in the current system, is 
to nullify the DC component through actively adjusting the inverter gate drive signals. 
The same current control loop is also used for detecting over-loads and short-circuit 
conditions. 
8.3.2 Voltage controller 
The purpose of the voltage controller is to minimise the inverters output impedance. 
Since the selected rnicrocontroller has a limited arithmetic ability, the control algorithm 
must be carefully selected. A compromise between performance and control 
complexity is therefore necessary. 
A simple strategy such as proportional-integral (Pl) control based on integer 
calculations is easy to implement and achieves high sample rates. However the 
performance will suffer due to the simplicity of the control. A complex strategy such as 
adaptive non-linear control will incur longer calculation times. The resultant lower 
sampling rate degrades performance. 
A proportional-integral-derivative (PID) controller was selected as it is relatively 
straightforward to implement and allows various trade-offs to minimise calculation 
times. 
The continuous time transfer function of a PID controller is given by (15) . 












Converting ( 15) from the Laplace domain into the digital z-domain using the bilinear 
transform yields, 
(2 · K ~ · T + K · T2 + 2 · K ) · z 2 + (K · T2 - 2 · K · T - 4 · K ) · z + 2 · K -D(=)= , 1 D 1 r o o ___ (! 6) 
2· T-z-(z- I) 
where T is the sampling period_ 
Thus the digital PID controller has an insignificant pole at z = 0 and a dominant pole at 
z = I . Roots that are near the origin of the z-plane are the least significant since 
s-----+ -oo,z-----+ 0. There are also two zeros which can be either real or complex_ With 
error e[n] and plant input u[ n ], calculating the difference equation yields, 
KD 
u[n] = u[n- I]+ K1 • e[n] + K 2 ·e[n-1] +----r·e[n-2] ... (17) 
where 
e[n] = Setpoint- y[n] 
2·K ·T+K -T2+2·K K = p I D 
I 2-T 
and 
K · T2 - 2 · K · T - 4 · K K = J p D 
2 2· T 
From (17) it is noted that three multiplication's and four addition I subtractions are 
required before the duty cycle can be updated (assuming the coefficients are calculated 
off-line). For a floating-point evaluation, 2300 processor cycles are required while an 
integer approximation will consume at least 408 cycles. The former implies an absolute 
maximum of 13 control calculations per 50Hz cycle. Besides reducing the controller 
complexity, the later option is the only viable alternative_ 
The voltage control system is illustrated in Figure 62. Since the load is arbitrary, it is 
modelled as a disturbance to the control loop. From the output voltage y[n] and 
admittance Y = G + j · B, the load current is evaluated. The disturbance, calculated 
from the inverter impedance and load current, is then subtracted from the output 
voltage_ A sudden change in the load is simulated by multiplying the load current by a 
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Figure 62: Voltage controller simulation using MATLA-B's Simulink Toolbox 
The controller controls the output voltage by modifying the unipolar PWM being fed 
to the inverter I GB Ts. Two methods of adjusting the output voltage were investigated. 
8.3.2.1 Voltage adjustment by phase-shifting the inverter legs 
In a unipolar PWM driven inverter bridge, the first phase arm is modulated by: 
Yi(t)= M·sin(w·t) ... (18) 
While the second phase arm is modulated by: 
Y2 (t) = M · sin( w · t - a) ... (19) 
If a= TC, as is the usual case, the fundamental output of the inverter is given by: 
Y0 (t) = Yi(t)-Y2 (t) = 2·M·sin(w·t) ... (20) 
However, assuming a = A and 0 < A < TC, then it can be shown that the output is 
given by: 
Y0 (t,A) = M · ~2 · (1- cos,l) · sin(w · t -a tan( cot~))= Ma(,1,) · sin(w · t- /3) 
... (21) 
From (21 ), it can be seen that the output amplitude can be adjusted by simply changing 












voltage by J3 degrees. Fortunately this shift is easily corrected by a -J3 shift of the 
output index. 
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Figure 63: Output voltage magnitude as a function of the phase shift A, 
The magnitude of (21) and derivative given by (22) are plotted in Figure 63. 
As the DC bus voltage falls under load or during the transfer to the battery pack, the 
voltage controller will increase A, in order to maintain the output voltage. From (22) it 
is noted that as the phase shift 'A between the inverter legs approaches n, the output 
voltage resolution increases. This effect complicates the design of output controller as 
the !::.'A required to bring about the same correction in the output voltage must be 
linked to the derivative. 
Although the software required to implement the above voltage adjustment is ideal for 
an 8-bit microcontroller (Appendix G), the complications to voltage controller resulted 
in the following method being implemented on the UPS system. 
8.3.2.2 Voltage adjustment by pulse scaling 
This is the direct method of controlling the output voltage. Each pulse is multiplied by 
a modulation factor M., where 0:::; M
0 
~ 143 . The fundamental output of the inverter is 
then given by (23). 
. .. (23) 
~3 In regular sampled sinusoidal PWM, the modulation range can be extended by adding a zero-
sequence component - see Bowes, SR.; Lai, YS.; 'The relationship between space-vector modulation 












The output resolution, assuming a maximum DC bus voltage of 400V is 2.745V. With 
this level of control, the required 230YRMs output can be adjusted within 1 %. The code 
implementing (23) on the microcontroller is included in the main software listing. 
8.3.3 DC bus monitor 
The DC bus monitor is used to detect a supply failure. During a failure, the PFC is 
unable to maintain the DC bus voltage. Once the voltage has fallen sufficiently, the 
monitor enables the battery pack. The PFC continues operation, but is supplied from 
the battery pack until it is exhausted or the supply returns. 
During a line swell or sudden loss of load, the monitor will disable the PFC. This is to 
prevent over stressing the electrolytic capacitors. The bleeder resistors provide the 
second level of defence against over-voltage. 
8.3.4 Ripple regulator 
From PFC To inverter 
1pfc 
Resr 
Figure 64: Ripple calculation 
circuit 
Ignoring the high frequency components, the 
PFC delivers a current into the bus capacitor C 
given by (24). 
ipfc(t)=K·lsin(w·t)I ... (24) 
Similarly, assuming a resistive load, the IGBT 
inverter extracts a current given by (25). 
iinv(t) = K · lsin(w · t + ¢)1 ... (25) 
The resultant current ic( t) contributes to the 
ripple voltage across the capacitor C. 
J t+T 
V,(t)= c· f Opfc(t)-iinv(t))·dt ... (26) 
I 
By adjusting the phase angle <P of the inverter, the resultant current and therefore 
voltage ripple is minimised. This reduces the DC bus losses given by (27), improves 
system efficiency and increases the MTBF (lower temperature cycling) . 
... (27) 
By synchronising the currents, the required bus capacitance is reduced. 
The effect of phase-shifting on the DC bus ripple is illustrated in Figure 65. Initially the 
inverter current is 180 degrees out-of-phase with the PFC current. This difference 












more than 80% within 60 seconds. It then maintains this reduced ripple voltage until 
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Figure 65: Reduction of the DC ripple by phase-shifting the inverter output 
The ripple magnitude can be reduced sooner using smaller time constants, but at the 
expense of greater noise susceptibility and possible oscillation. As the load connected 
to a UPS is usually fairly constant, a fast response is not necessary. The rate at which 
the inverter phase is adjusted must however be limited so as not to adversely effect the 
load. 
The effect of a reactive load on the DC bus ripple regulator is analysed in Appendix I. 
8.3.5 Battery monitor and charger 
The task of the battery monitor and charger is to max1m1se capacity and extend 
operational life of the series connected battery pack. 
The charger code monitors and controls both charging voltage and charging current 
through three separate states: (1) a high current bulk-charge state, (2) a controlled 



















Figure 66: Battery charger state diagram 
In the bulk charge state, the charger acts like a current source providing a maximum 
current of ht.<\.\'. until the battery voltage has reached Y oc. This state returns 
approximately 70% of the capacity back to the battery. During the over-charge cycle, 
the charger regulates the battery voltage at an elevated level of Y oc until the charging 
current has dropped to Iocr. In the final state, the charger drops the voltage to the float 
level of Yr and maintains this level. The float level is used to compensate for self-
discharge of the battery pack. 
Feedback from a temperature probe was used to compensate for the negative 
temperature dependence of the voltage characteristic i.e. -4mV/°C per 2V cell. 
8.3.6 System management 
The main task of the system management code is to ensure the UPS operates within its 
specifications. 
To limit the inrush current during power-up, the system code charges the DC bus 
through a resistor. Once the bus voltage is sufficient, the resistor is bypassed by a 
relay, the power factor corrector is then enabled, followed by the inverter. The system 
manager software then begins monitoring the voltages, load current and heat-sink 
temperatures. 
If the inverter must be bypassed (over-temperature, over-load or maintenance), the 
system manager disables the bus monitor and enables a digital phase-locked loop 
(DPLL). The DPLL is used to synchronise the incoming supply voltage with the 
inverter output voltage. The voltages are always shifted unless the load has a unity 
power factor. Once synchronised, the DPLL enables a mechanical bypass relay 5 to 6 . 
milliseconds before the load zero-current crossing. As the relay contactors make 
contact at the zero-crossing, minimising arcing and the generation of EMI, the DPLL 












8.4 Interrupt service routines 
For maximum speed, all the interrupt service routines were coded and optimised in 
assembly. 
8.4.1 Inverter PWM update 
The unipolar PWM update routine is called continuously at a rate equal to the 
switching frequency. The update processing is divided into two sections, namely: 
output frequency generation and pulse calculation. 
8.4.J.1 Output frequency generation 
To synthesise the 50 hertz output frequency, a technique known as direct digital 
synthesis (DDS) was employed. In DDS, a counter known as a phase accumulator is 
used to track the output waveform phase angle. The counter also serves as the index 
for the PWM sine-wave look-up table. During each interrupt call, the phase 
accumulator is incremented by the amount stored in the phase increment register. Since 
the phase increment register can contain any arbitrary value, including fractional parts, 
sine-waves of variable frequency can be synthesised. 
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Figure 67: Output waveform generation 
using the DDS technique 
To implement the DDS technique 
on the microcontroller, 16-bit 
registers are used for both the phase 
accumulator and phase increment 
registers. The phase increment value 
is then calculated from (28). 
Phase!nc = fm . 2n = 50. 65536 ;:::: 522 
fswitch 6274.51 
... (28) 
Due to hardware limitations, the 
output frequency generated is not 
exactly 50Hz but rather 49.98Hz. 
This discrepancy is not regarded as 
significant as very little mains 
powered equipment will be 
adversely affected by a -0.05% change in line frequency. If necessary, the accuracy of 
the output may be improved by increasing the number of bits used for the phase 
accumulator and phase increment registers. 
8.4.1.2 Pulse calculation 
The second stage of the interrupt routine is the update of the two 8-bit PWM channels. 












switching frequency/: is programmed only once during initialisation using the PWMP 
register. The value loaded into PWMP is calculated from (29), where.t;sc=l 6MHz. 
P WJvf P = fosc - I 
510. f, 
... (29) 
The output pulse width is controlled by modifying the PWMO and PWM 1 registers for 
the first and second inverter leg respectively. Sinusoidal PWM is generated by using 
the phase accumulator to index a sine table stored in the EPROM. The table value is 
read. scaled by Ma and then transferred into PWMO. PWMJ is calculated by advancing 
the table index by 180 degrees. As a result, the widths of the pulses are proportional to 
the amplitude of the modulating sine wave at uniformly spaced sampling times Ts -
hence the tenninology 'uniform' or 'regular sampled' PWM. 
In the current PWM system, only the falling edge is modulated. The effect of 
asymmetric modulation on the output harmonic spectrum is described in Appendix A 
8.4.2 Analogue to digital conversion 
The analogue to digital interrupt service routine digitises the analogue signals 
presented on port 5 and stores the results in the processor internal data memory. 
Because the ADC is limited by a [0 .. 5V] input range, all AC signals are first scaled and 
then level-shifted to 2.5V. 
8.4.3 RS232 communications 
A protocol is vital to the system's operation; it determines the method that the master 
and slave devices use to establish and break off communication; how the sender and 
receiver are identified; how messages are exchanged in an orderly manner and the way 
in which communications errors are detected. 
Rather than develop a new protocol, the industry-standard Modicon protocol was 
implemented. The protocol defines a packet with a header byte followed by a flag or 
command byte, a number of data bytes and finally a 16-bit checksum. A detailed 
description of the protocol can be found in the "Gould Electronics Modi con Reference 
Guide"44 . 
The data transferred to the PC is used by the UPS control panel to display the current 
status of the system (Figure 68). The finer operation details of are handled by a 
configuration panel (Figure 69). The data update rate was limited to 0.5 seconds so as 
not to overload the microcontroller. 
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Figure 69: UPS configuration panel 
From the control panel, the user is able to interrogate the system e.g. simulate power 
failures, bypass and diagnose system faults . The data is stored on the local PC hard-












9. Performance Analysis 
In this section, the performances of the PFC and single phase full-bridge inverter are 
evaluated. The results obtained are verified against the theoretical and the 
discrepancies explained. 
9. 1 Power factor corrector 
9.1.1 Experimental set-up 
A single-phase variac, driven through an isolation transformer, was used to adjust the 
line voltage delivered to the power factor corrector. A 15 amp circuit breaker provided 
an over-current trip. All waveforms and harmonic analyses were captured and 
performed using a Tektronix A622 current probe and THS720P hand-held digital 
·11 45 osc1 oscope . 
9.1.2 Commissioning the PFC system 
To commission the power factor corrector, a 300.Q (~500W) res1st1ve load was 
attached directly across the DC bus. The line voltage was then gently increased while 
monitoring the line current and MOSFET drain-source voltage. 
As the load current increased, an audible sound emanating from the core increased. 
This phenomenon is attributed to magnetostriction46 . As the core material is 
magnetised, it experiences a slight change in dimensions. Usually this is of no concern 
as converters operate above audible frequencies (>20kHz). However besides the 
1 OOkHz switching, the current application has a significant 1 OOHz component. 
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Figure 70: Line voltage and current at SOOW 
Displayed in Figure 70 is the 
line current for a line voltage of 
195V. As indicated the current 
is sinusoidal and in phase with 
the voltage. The no-load DC 
bus voltage was 389V while 
under load the controller 
maintained the output at 386V 
for a line voltage sweep from 
180V through to 250Vrms. 
Harmonic analysis performed on 
the first 50 components of the 
voltage waveform revealed a 
total harmonic distortion (THO) 
45 The THS720P channels are electrically isolated from one another which facilitates power and 
harmonic measurements. 













of 2.96%. This was carried through the PFC multiplier and reflected by the 6.59% 
distortion of the line current. The PFC modulation process contributes 3.63%, well 
below the 5% design specification. This also indicates the advantage of using a pure 
sine-wave lookup table instead of the actual line voltage as a reference when 
attempting to minimise the current THD47 . 
Further examination of the MOSFET drain-source voltage revealed a turn-on time of 
I 61 ns and tum-off of 3 86ns. The primary reason for the difference is the inability of 
the totem pole output stage of the UC3854 to rapidly charge I discharge the gate 
capacitance associated with a large power MOSFET. This drawback is readily 
overcome by the insertion of a PNP speed-up network between the UC3854 output 
and APT5012 gate as shown in Figure 71. 
Figure 71: PNP speed-up 
network 
When the IC m1t1ates turn-off, the PNP epitaxial 
high speed transistor conducts hard, quickly 
discharging the MOSFET gate capacitance. The 
diode connected to the base is necessary to prevent 
the avalanching of the transistor base-emitter 
junction during turn-on. With the speed-up network 
installed, the turn-off time is reduced form 386ns to 
127ns (see Figure 72) while the turn-on remains 
basically unchanged. Although the turn-on is not 
directly improved, there is a decrease in the peak 
diode recovery current. This is due to the reduced junction temperature resulting from 
the lower turn-off loss. 
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Figure 72: MOSFET drain-source voltage 
during turn-on and turn-off 
Minimising stray inductance through careful component layout and the use of planar 
conductors results in very little overshoot and ringing on the MOSFET drain-source 
voltage as illustrated by Figure 72. However the inclusion of a high gain PNP transistor 
47 Merfret, I.; "Analysis and Application of a New Control Method for Continuous-mode boost 












has amplified the stray inductance in the gate drive circuit and resulted in the 
oscillatory response given by Figure 73. These high frequency oscillations 
( T = I 30ns---) 7.6/v!Hz) are radiated and readily detected by a spectrum analyser with 
an EMJ I RFI probe. 
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Figure 73: MOSFET gate voltage with the PNP 
speed-up network included 
The delivery of a sinusoidal current into the DC bus capacitor results in a second 
harmonic ripple voltage as depicted by Figure 74 . 
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Figure 74: DC bus ripple versus line current 
A two pole filter is used to attenuate this ripple before passing it through the multiplier 
- thereby minimising the distortion of the input current. A single pole filter with a low 
cut-off frequency serves the same purpose, however a two pole has a faster transient 
response for the same level of attenuation. The 180 degree phase shift also shifts the 












9.1.3 Efficiency analysis 
To establish the etnciency, the PFC was operated at various power levels between 
500\V and 3000W. The high power variable load was constructed from a tank 
containing a copper-sulphate solution. The load adjustment was made by varying the 
electrode surface area. Each change in the output power level was accompanied by a 
waiting period (~I 0 minutes) during which time the boost diode and inductor core 
temperature was allowed to stabilise. 
Table 7: PFC efficiency for a 230V AC input 






The theoretical calculations placed the worst case efficiency at 90%. The calculations 
also made assumptions due to the lack of information in the APT5012 datasheet. The 
.results depicted in Table 7 do however compare favourably with those reported in the 
literature. 
9.1.4 Harmonic analysis 
In Figure 70, the input current waveform is a clean and distortion-free sine wave in 
phase with the voltage. However closer analysis of the waveform - in Figure 75 -
reveals some cusp distortion. 
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When the input voltage is near zero, the voltage across the inductor is small. This 
prevents the current from tracking the programmed value. The length of time that the 
current does not track the reference is a function of the inductor value. The distortion 
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Figure 76: Line voltage harmonics 
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The voltage harmonics depicted in Figure 76 remained relatively unchanged during 
testing. The current harmonics in Figure 77 also varied little over the entire load range. 
Both the power factor at 0.99 and THD < 4% are within the design specifications. 
9.2 IGBT Inverter 
9.2.1 Experimental set-up 
A three phase variac and rectifier was used to supply the DC bus voltage through a 25 
amp circuit breaker. True RMS meters were then used to record current and voltage 
data while all oscillograms were captured using a HP54601 B oscilloscope and 
uploaded to the PC using ScopeLink V2.02. 
The magnitude. frequency and phase of the inverter output was controlled from the PC 
through an RS232 link. Both the PC and oscilloscope where powered through an 
isolation transformer. 
9.2.2 Commissioning the inverter system 
To commission the inverter, the following parameters were downloaded into the 
controller via the RS232 link: 
.fs = 6.2kHz fm = 50Hz 
A resistive load equal to 10% ( RLoad = 105.8Q.) was attached directly to the inverter 
output. The DC bus voltage was systematically increased to VDc = 380V while 
continually monitoring the voltage across the IGBTs, the DC bus and load current. As 
no problems were encountered, the inverter load was increased. 
Figure 78: Controller reset as a result of EMI 
Once the load current exceeded 14.5 amps, the operation of the controller became 
impaired by random resetting as illustrated in Figure 78A. The upper trace is the 
inverter output voltage after the LC-filter. The distorted current through the filter 
capacitor is shown in the lower trace. In Figure 78B, the reset and its effect on the 












the filter inductor. The problem was solved by shielding the controller with a grounded 
aluminium plate mounted on top of the PCB. Alternatively the heatsink could form the 
shield by mounting the controller below the heatsink. 
The output of the inverter at maximum load (230Vrms, 22Arms) is given Figure 79A. 
As evidenced. the DC bus voltage tends to collapse towards the peak of each half 
cycle. By synchronising the inverter load current with the incoming phase voltage, the 
DC bus ripple can be minimised. This is illustrated in Figure 79B. 
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Figure 79: Inverter output under maximum load 
While operating at maximum power output, closer examination of the PWM waveform 
revealed the pulse discrepancy indicated below in Figure 80. 
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Figure 80: Pulse discrepancy in the PWM stream 
With further examination, it was determined that the pulse occurred every fifth output 
cycle. Because of its regularity, the software was scrutinised and debugged. The failure 
to clear the carry flag in the output amplitude routine (Ma adjustment) resulted in the 
erroneous generation OxE5 every fifth cycle instead of Ox80. The difference of Ox65 













With the voltage regulation loop, DC bus ripple regulator, communications interface 
and system management enabled, the microcontroller stack overflowed erratically. This 
was caused by the microcontroller being unable to completely process an interrupt 
routine before the same interrupt occurred once more. 
The solution is usually to code interrupt service routines in assembler for speed or re-
arrange intem1pt priorities. In this case, a profiler48 revealed the lack of processing 
power. To store a digitised voltage or current consumed l 2us ( 18 cycles). A single 
floating-point multiply cost anything up to l 53us (230 cycles). Even with the PWM 
update hand-coded and optimised in assembler, only 43% of the processing time 
remained. 
To alleviate the problem, the PWM update rate was reduced from 6.41kHz to 
4.394kHz. This reduced the number of ADC conversions and floating point operations 
required. The effect of these changes on the transient performance of the inverter are 
documented in section 9.3.2. 
9.2.3 Harmonic analysis 
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Figure 81: Inverter voltage and current for a 
1.2kW resistive load 
The voltage and current waveforms of Figure 81 were decomposed using the advanced 
analysis features built into the THS720P oscilloscope. The harmonics are displayed in 
Table 8. 
48 A profiler is an analysis tool used to examine the run-time behaviour of a program. Using the 
profiler information, it can be detennined which sections of code are being executed, their sequencing, 












Table 8: Inverter output harmonic analysis 
Fre<1uency Voltage Voltage Voltage Current Current Current 
RMS %F Phase RMS %F Phase 
Fundamental 49.9 Hz 228 v 100.00% 0.0 5.21 A 100.00% 0.0 
Hannonic 2 99.9 Hz 1.81 v 0.80% 51.8 22.3 mA 0.43% -29.9 
Hannonic 3 150 Hz 4.89 v 2.15% -88.6 133 mA 2.55% -87.8 
Hannonic 4 200 Hz 668 mV 0.29% 130 16.3 mA 0.31% 137 
Hannonic 5 250 Hz l.19 v 0.52% -173 26.9 mA 0.52% -178 
Hannonic 6 300 Hz 246 mV 0.11% -32.4 9.36 mA 0.18% 15.6 
Hannonic 7 349 Hz 1.25 v 0.55% -10. l 23.9 mA 0.46% -916 Ill 
Hannonic 8 399 Hz 485 mV 0.21% 72.7 11.4 mA 0.22% 78.5 
Hannonic 9 449 Hz 2.99 v 1.31% 69.6 71.2 mA 1.37% 64.4 
Hannonic JO 499 Hz 348 mV 0.15% 148 16.1 mA 0.31% 111 
Hannonic 11 549 Hz 737 mV 0.32% 123 20mA 0.38% 125 
Hannonic 12 599 Hz 185 mV 0.08% 19.7 14.2 mA 0.27% -130 
Harmonic 13 649 Hz 252 mV 0.11% 101 5.59 mA 0.11% 38.8 
Hannonic 14 699 Hz 295 mV 0.13% -142 3.11 mA 0.06% -110 
Hanuonic 15 749 Hz 426 mV 0.19% 130 15.5 mA 0.30% 111 
Hannonic 16 799 Hz 205 mV 0.09% 138 6.45 mA 0.12% -92.3 
Hannonic 17 849 Hz 132mV 0.06% -127 11.2 mA 0.22% 179 
Harmonic 18 899 Hz 217mV 0.10% 95.9 9.9mA 0.19% -126 
Harmonic 19 949 Hz 207mV 0.09% -176 5.96 mA 0.11% -65.7 
Harmonic 20 999 Hz 129 mV 0.06% -63 7.52 mA 0.14% -69.6 
Ham10nic 21 1.05 kHz 102 mV 0.04% 94 5.39 mA 0.10% 17.7 
Harmonic 22 1.1 kHz 73.4 mV 0.03% -59.2 9.85 mA 0.19% -31.3 
Harmonic 23 1.15 kHz 94.7 mV 0.04% 25.l 9.24 mA 0.18% 70.8 
Harmonic 24 1.2 kHz 50.7 mV 0.02% 174 lOmA 0.19% -130 
Harmonic 25 1.25 kHz 5.85 mV 0.00% -154 8.13 mA 0.16% 13.3 
Harmonic 26 1.3 kHz 112mV 0.05% -23.7 1.83 mA 0.04% -165 
Harmonic 27 l.35 kHz 110 mV 0.05% 14.9 11.4 mA 0.22% 68.8 
Hannonic 28 1.4 kHz 109mV 0.05% 69.2 7.98 mA 0.15% -175 
Harmonic 29 1.45 kHz 53.2 mV 0.02% 118 9.27 mA 0.18% 85.2 
Harmonic 30 1.5 kHz 51 mV 0.02% 47 9.76 mA 0.19% -57.2 
Harmonic 31 1.55 kHz 66.4 mV 0.03% -157 6.18 mA 0.12% -38.2 
Harmonic 32 1.6 kHz 140mV 0.06% -151 5.77 mA 0.11% -133 
Harmonic 33 1.65 kHz 56.3 mV 0.02% -79.3 16.9 mA 0.32% -104 
Hannonic 34 1.7 kHz 87.4 mV 0.04% -107 5.06 mA 0.10% 69 
Harmonic 35 1.75 kHz 114mV 0.05% -126 6.12 mA 0.12% 87.2 
Harmonic 36 1.8 kHz 114 mV 0.05% 55 4.41 mA 0.08% -91.1 
Harmonic 37 1.85 kHz 246 mV 0.11% -131 6.26 mA 0.12% -17.1 
Harmonic 38 1.9 kHz 181 mV 0.08% -46 957uA 0.02% -66.l 
Harmonic 39 1.95 kHz 85.1 mV 0.04% -169 4.67 mA 0.09% -45.2 
Harmonic 40 2 kHz 59.5 mV 0.03% 103 7.83 mA 0.15% -139 
Harmonic 41 2.05 kHz 182 mV 0.08% 73.8 10.8 mA 0.21% -29.2 
Harmonic 42 2.1 kHz 112 mV 0.05% -163 5.25 mA 0.10% 72.9 
Harmonic 43 2.15 kHz 236 mV 0.10% -4.02 8.93 mA 0.17% 68.3 
Harmonic 44 2.2 kHz 25.8 mV 0.01% 116 4.15 mA 0.08% 54.8 
Harmonic 45 2.25 kHz 130 mV 0.06% 160 940uA 0.02% 2.6 
Harmonic 46 2.3 kHz 106mV 0.05% -118 2.95 mA 0.06% -134 
Harmonic 47 2.35 kHz 139mV 0.06% 102 2.87 mA 0.06% 13.5 
Harmonic 48 2.4 kHz 107mV 0.05% 163 7.91 mA 0.15% -173 












Hannonic 50 2.5 kHz 202 mV 0.09% -155 6.52 mA 0.13% -123 
Hannonic 51 2.55 kHz 74.8 mV 0.03'Yo 123 2.91 mA 0.06% 161 
After filtering. the voltage and current have a THO of 2.83% and 3.23% respectively. 
The output frequency is not exactly 50.00Hz. This discrepancy may compromise 
systems which rely on line frequency for their operation e.g. clocks, Xl 0 transmission 
protocol. 
9.3 Overall system performance 
The following results were obtained with the PFC connected directly to a single-phase 
outlet. The IGBT inverter was connected to the PFC output while the output filter was 
switched between various loads. The battery pack was simulated using a 3-phase 
bridge rectifier. variac and capacitor bank. 
9.3.1 DC bus voltage 
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Figure 83: DC bus voltage stability with a 
2. 7kW load and the ripple regulator enabled 
The effectiveness of the PFC 
voltage regulation loop in 
reducing the bus impedance is 
illustrated in Figure 82. At a line 
voltage of 230Vrms, a load step 
of 2.SkW results in a 12.8 volt 
change in the DC bus voltage. 
The aluminium bus-bar 
resistance alone is responsible 
for 4.3V and 60W oflosses. 
The advantage of synchronising 
the PFC current and inverter 
load current is given in Figure 
83. The ripple regulator reduced 
the DC bus voltage ripple under 
maximum load to approximately 
l OV. Tighter control should be possible if a 10-bit or 12-bit analogue to digital 
converter is used on the 400V. In addition, the high frequency ripple could be reduced 
by synchronising the switching of both the inverter and PFC. 
9.3.2 Transient response 
The reduction in the PWM update rate described in 9.2.2 moved the zero in the right 
half s-plane further to the right, comprising both the transient response and stability of 
the system. The zero is problematic as it introduces a delay into the closed-loop 
control system. This reduces the phase margin and the allowable loop gain. The lower 












Figure 84: Output voltage collapse on 
application of a load 
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Figure 85: Voltage excursion during the loss of a 
load 
As illustrated in Figure 84, a 
1600W load step results in a 7% 
change in the output voltage -
exceeding the design 
specification of 5%. The output 
value is also only restored 5 
cycles later. A similar situation 
exists for the loss of the same 
1600W load - see Figure 85. 
The voltage overshoots the set-
point by 10% and is restored 5 
cycles later. Unlike Figure 84, 
the output restoration is 
accompanied by an oscillation 
whose amplitude increases with 
the power level. 
Voltage feedback alone is not 
sufficient for AC voltage 
regulation because of the 
undamped second-order nature 
of the LC output filter49. An 
inner current loop, together with 
an outer voltage control loop, is 
required to split the undamped 
LC-filter poles. This will ensure 
that the closed-loop system is 
stable and has an acceptable 
dynamic response. No visible 
change in the output voltage 
was observed with a sudden loss 
of the line voltage and 
subsequent transfer over to the 
simulated battery pack. 
49 Jung, S.; Huang H. et al.; "DSP-based multiple-loop control strategy for single phase inverters used 
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The rather low efficiency for a 220 watt load given in Figure 86 is attributable to the 
73 watts required by the control electronics ( l 5V · 863mA = l 3W) and cooling fan 
(60W). To boost efficiency at low power levels, the PFC and cooling fan should only 
be enabled when required i.e. during a line swell, a DC bus boost may not be necessary 
while convection cooling alone may suffice at lower current levels. 
Overall, the efficiency of the UPS is 85%, well above the expected 81 %. Worst case 
values were however used throughout the calculations. A large contribution to the this · 
error was the calculated 90% against the measured 94% efficiency for the PFC. 
During testing, the boost inductor core temperature was expected to increase by 10°C, 
whilst in practice it changed very little. This was the result of the extra copper cores 
added to the Litz wire to reduce both the resistive and frequency dependent loss. The 
positive temperature coefficient of the MOSFET which would normally have resulted 
in higher losses at elevated temperatures was curtailed by the reduced heatsink 
temperature. 












10. Future Developments 
The following are suggestions on how the efficiency, performance or design of the 
UPS system could be improved. 
10.1 Reduction of PFC switching losses 
The downside of continuous mode operation 1s the high turn-on losses of the 
MOSFET. 
During turn-on, the MOSFET diverts the inductor current away from the boost diode. 
It is during this process that the boost diode exhibits reverse recovery, whereby high 
levels of reverse current flow until all the stored charge is extracted from its junction 
region. During this initial phase, the voltage across the diode remains essentially 
constant, preventing the voltage across the MOSFET from falling. Consequently the 
MOSFET is forced to conduct the transferred load current and the diode recovery 
current at a drain-source voltage (Yds) equal to the converter output voltage (~:380V). 
The losses so created when multiplied by the switching frequency can be horrendous. 
Most solutions proposed to reduce the switching losses include an additional 
semiconductor switch50. An alternative is the insertion of a saturable inductance51 
between the boost inductor and MOSFET drain termin l as illustrated in Figure 87. 
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Figure 87: PFC with a loss reducing saturable reactor 
5° Canesin, CA.; Barbi, I.; "A novel single-phase ZCS-PWM high power factor boost rectifier", PESC, 
1997 












At turn-on, V ds falls towards zero. The only appreciable current flow is the reverse 
recovery current of Drec52 and the magnetising current of Lsat· After the hold-off time 
has elapsed, Lsat saturates and Q 1 conducts both the inductor and boost diode recovery 
current but at a lower V ds- The net result is a lower turn-on loss and improved system 
efficiency provided the correct material is chosen for Lsat· 
To support a large voltage differential for a certain time, Lsat must have a high 
inductive reactance. Once saturated it should present a low inductive reactance. Lsat 
should also switch rapidly between these two states with low loss. These properties 
can be obtained from a material with an almost square B/H characteristic. 
+B 
-B 
Figure 88: Near-square B/H loop for a 
saturable inductor 
In Figure 88, the slope between the non-
saturated points P and Q is almost vertical 
(very high permeability). This implies a 
negligible change in H (=NI I f!e) is 
responsible for the full ~B excursion. 
Therefore an inductor wound on this core 
would have nearly infinite inductance. 
In the saturated condition (point R}, the 
characteristic is nearly horizontal. A large 
change in H generates a negligible change 
in B. The core permeability is therefore 
near zero. Once fully saturated, Lsat will be 
equivalent to an air-cored inductor with 
the same number of turns and dimensions. 







Substituting (31) into (30) and rearranging yields, 
V·t = N·M·A 
where N = number of turns, L1B = flux density swing and A = core cross-sectional area. 
The power loss in the saturable inductor is a function of the copper and core losses. 
The copper loss can be controlled by the size, type of wire and the number of turns. 
The core loss is equal to the area of the hysteresis loop. Core selection should 
therefore aim for the highest possible unsaturated to saturated permeability ratio. To 
lower the impedance in the saturated state, the squareness ratio Br!Bs should be chosen 
as high as possible. Unfortunately core performance is usually traded-off against cost. 












This modification was not tested as access to the MOSFET drain and boost diode 
anode is not available on the APT5012JNU2 ISOTOP module. The connections are 
bonded together internally. 
10.2 Acoustic noise reduction in the PWM driven IGBT bridge 
With the increase in desktop PC's and mainframe computers, many UPS systems are 
being installed in office environments, generating an awareness amongst manufacturers 
to the acoustic noise generated by the UPS. This has lead to switching frequencies 
being placed above or below the audio range. 
Industrial applications, particularly the Petrochemical Industry, where UPS's have been 
connected to induction motor pumps have lead to a different approach. The acoustic 
noise is generated by the flux within the air-gap of the induction motor at the switching 
frequency. To avoid the concentration of harmonic energy at distinct tones, the 
triangular switching frequency is modulated53 with band-limited white noise54. The 
bandwidth limitation ensures that no low frequency components ( and therefore 
currents ) are present at the output. The total acoustic level remains constant, however 
the acoustic noise generated is more pleasing to the ear due to its random nature. 
With a switching frequency well within the audio range, similar approach can be 
adopted for the current UPS system. The band-limited white noise can be generated off 
line by a monolithic noise generator, zener diode voltage or a number of other 
semiconductor methods, digitised and stored within an EPROM. An alternative noise 
source is a real-time pseudo-noise generator. As the sequence length of the pseudo-
noise generator increases, the power spectral density approaches that of white noise55 . 
Both aforementioned noise sources have significant disadvantages. The first method 
requires substantial storage space. The stored sequence should be sufficiently large so 
as not to effect the PWM output spectra. The second method requires minimal storage 
but incurs an additional computational burden which increases at approximately 
nlog(n2), where n is the register length. 
The random number sequence is then used modulate the switching frequency. This can 
be achieved by periodically reloading the 80C552 microcontroller PWMP register. The 
effect of the random modulation on the PWM harmonic spectra can be estimated from 
Carson's Rule, 
w =2·w ·[l+Liw] BW n 
(1) n 
... (32) 
where ron =bandwidth of the injected noise, Liro =peak frequency deviation. 
53 Habetler, TG.; Divan, M.; "Acoustic Noise Reduction in Sinusoidal PWM Drives Using a 
Randomly Modulated Carrier", IEEE Power Elect., Vol. 6, No. 3, July 1991 
54 Constant noise power density per unit bandwidth. 













Assuming a switching frequency offs = 1 kHz, a noise bandwidth of co 11 =500Hz and a 
peak frequency deviation of ~co=300Hz, Carson's Rule predicts that the energy that 
was concentrated at fs will now be spread over a bandwidth of l 600Hz. This is 
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Figure 89: PWM harmonic spectra with a randomly modulated carrier 
10.3 A Simplified Topology 
The developed topology consists of twelve semiconductor devices. While contributing 
to the cost of the system, each device also has a negative effect on reliability. By 
minimising the component count, cost can decreased while the mean time before failure 
(MTBF) can be increased. 
In the topology proposed by Chen et al56, the load is also supplied via a full bridge 
inverter. However, the method used to generate the DC bus differs from the developed 
topology in that a combination of a rectifier and power factor corrector is used. This 
method reduces the number of semiconductor devices to seven. Refer to Figure 90 . 
56 Chen, C.; Divan, DM.; "Simple Topologies for Single Phase AC Line Conditioning", IEEE TIA, 













s~ s~ -r Lac Bypass 
··~ 
Vol 
C2 s~ s~ 
Figure 90: The Chen et al topology 
The full bridge inverter consists of the active switches SJ-S4. The load is connected to 
the inverter output through the low-pass filter Lf, Cf The reverse recovery diodes in 
switches SJ, S2 together with CJ, C2 form a voltage doubler. The redundancy 
provided by the zero states of the full bridge inverter is used to control and shape the 
input current57. Assuming SI, S2 is driven at a duty cycle d2 while S3, S4 at a duty 
cycle d1. To satisfy a volt-sec balance implies that, 
... (33) 
While for the output, 
... (34) 
Since d2 is specified completely by the input voltage and d1 can vary over the range 
{ 0 .. 1 } , limits can be obtained for a specified input voltage, controllable voltages Vc1, 
VC2 and output voltage. For a sinusoidal trajectory, Vo is bounded by { Vac-Vc2, 
Vac+ Vc1}. 
During normal operation, the step-down (buck) DC-DC converter formed by S5, DI is 
used to charge the battery pack. When the primary supply fails, the DC bus voltage 
falls from a maximum of 2Vac to Viar, the reverse recovery diode in S5 is forward 
biased. The battery pack is then used to maintain the DC bus voltage. The static bypass 
switch is opened to prevent feedback into the primary supply. With the primary supply 
disconnected, the inverter switches SJ-S4 are then driven by a standard sinusoidal 
PWM. 
Whether the above system can indeed meet the UPS design criteria (load regulation, 
harmonic distortion etc.) remains to be investigated. 
57 Divan, DM.; "Inverter Topologies and Control Techniques for Sinusoidal Output Power Supplies", 












10.4 Smart battery management 
As battery technology continues to evolve, discharge characteristics of the various 
battery chemistries have become increasingly difficult to predict. What kind of battery 
chemistry, how many times the battery has been discharged or charged, and self-
discharge characteristics are at the root of predicting successfully how long a battery 
will last under a certain load. Compounding this problem is the fact that without 
knowledge of the battery's history, it is nearly impossible to calculate predictive data 
with any accuracy. 
The predication accuracy is critical as many sub-systems depend on the UPS. If the 
UPS is unable to supply the loads for the duration of the power failure, it must be in a 
position to notify the connected loads well in advance. This will give the various 
systems a chance to shutdown reliably. If priority scheduling is active, load shedding 
can extend the expected run-time by retaining only the highest priority load e.g. life-
support systems in a hospital. 
Clearly, the best solution to this problem is for the battery to keep track of these 
variables itself Recognising this as a problem area for most battery powered devices, 
Duracell and Intel· have jointly created a standardised battery system (SBS) interface 
















Battery Data/Status Requests Charging Voltage/Current Requests 
Figure 91: Typical smart battery management system and its 
relationship to the SMBus 
A "smart battery" exhibits an increased level of self-awareness, knowing such things as 
what its chemical composition is, what the manufactured capacity is, what types of 
controls are needed when charging and when to terminate operation due to low 
voltage. By allowing the battery to monitor its own parameters, a host system can 












will last under a given load. Using this information, the host can control its operation 
and/or inform the user how much more operational time they can expect. 
The second major component of the SBS specification is the smart battery system bus 
(SMBus). It is a two-wire bi-directional interface which handles the data 
communication bet\veen the various SBS components. It is very similar in operation to 
the Philips (C interface. Using the SMBus, the host can program the battery to 
automatically broadcast an alarm message when the remaining capacity is below a 
certain threshold. This capability removes the need to continuously monitor the 
battery's condition. In a UPS system this would result in a fractional extension in run-
time as less energy is wasted through polling. 
The third component is the smart battery charger (SBC). A smart charger allows the 
battery to control its own charging. A smart battery will tell the charger how to adjust 
the charging cycle based on its current state of discharge, current temperature, charge I 
discharge cycle count to date. The charger is also in the position to request the battery 
chemistry, manufactured capacity and related data and then select an optimal charging 
algorithm based on this information. A smart battery can also be configured to 
generate alann messages to control the battery's charging. By letting the battery 
automatically issue alarm messages to the charger, the burden of constant monitoring is 
again eliminated. 
The net result of using SBS in a UPS system would be higher reliability and lower 
maintenance costs as batteries would be reconditioned or replaced less frequently. 


















1. A microcontroller-based power supply requires the use of efficient software, the 
appropriate application of the on-chip AID converter and PWM circuits, as well as 
attention to computational delay, word length, calculation precision and sampling 
frequency. 
2. Careful component layout combined with the judicious use of PCB ground planes is 
not always sufficient. Additional shielding is mandatory where large high frequency 
currents and voltages are concerned. 
3. The processing power required to perform a specific task is often under estimated. 
4. It is the lack of processing power, precluding the use of floating point or an optimal 















l . A 16-bit microcontroller or low-end digital signal processor (DSP) will provide the 
extra processing power needed to optimise the UPS response. 
2. The full-bridge rectifier, in-rush current limit combination of a resistor and bypass 
relay should be replaced with an integrated thyristor-diode bridge module. The 
current can then be controlled by adjusting the thyristor firing angle. 
3 The boost inductor AC flux density should be increased from around 50gauss to a 
more cost-effective 400gauss. This is possible with a smaller T400-26D core whilst 
still maintaining the required output power level. 
4. The entire power factor corrector assembly must be enclosed in a metal cabinet to 
shield both test-equipment and user equipment from EMI. 
5. The DC-bus electrolytic capacitors should be replaced with film dielectric capacitors 
(e.g. UL YTIC™) as they offer a ten-fold increase in current density; three times the 
over-voltage capability and better temperature stability over the -55°C to 85°C 
range. 
6. The IGBTs should be replaced with the third generation devices as they offer a 
lower on-state voltage drop and faster switching times. The power MOSFET 
devices available .from Motorola and International Rectifier should be considered at 
higher switching frequencies. 
7. Increasing the inverter switching frequency will allow a smaller output filter. 
Assuming the control algorithms are adjusted accordingly, this reduction in energy 
storage will help improve the transient response. 
8. The power factor corrector output voltage should be a function of both the 
incoming line voltage and the inverter set-point to maximise system efficiency. 
9. To facilitate converter testing, standard laboratory equipment should include a high 
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Appendix A: Evaluation of the PWM method used to drive the IGBT 
inverter 
The following MathCAD script was used to evaluate the PWM method 
Inverter Output frequency: 
Average DC-bus voltage: 
f ·=50 I. 
Vb :=380 
Desired RMS output voltage: Vrms := 230 
Calculate the modulation amplitude: ma:= 230.{2 
380 
ffi = 314.159 
ma= 0.856 
The inverter switching frequency has purposely been reduced for clarity when displaying graphics. 
Inverter switching frequency: 
Frequency modulation ratio: 





The 80C552 microcontroller generates "regularly sampled PWM" with the rising edge occuring every 
1/fs seconds while the trailing edge is modulated. 
The modulating function is given by: Vm(t) :=ma·sin(co·t) 
















Internally, the microcontroller samples Vm(t) every 1/fs seconds and holds the sampled value until 
the next sampling instant. This is equivalent to convolving Vm(t) with a train of unit-impulses 
followed by a zero-order hold. 
- ) \. d I \ \ ~(t := mt- mo 't,-
fs 
Modulatin waveform after the hold 
S( t) 
Time 
The sampled value determines the pulsewidth in the current interval. The PWM is then calculated a~ 
follows: 
PWM( t) : = ) t > t - mod t, ~ \ \. + I 1 + S( t)) , - I , I] l fs; \ 2·fs 
PWM(t) 
n_ R-
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f:., = 4.883•10 
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The low order harmonics may be pushed higher by driving the inverter with unipolar PWM. 
I 1 
UNIPWM(t) :=-· PWM(t)- PWM-t+-
~ 2-fl 
I I I 
I-
UNIPWM(t) :- --- _, 1 ·-r-- -1 
-
nu: c::-::-i~Fl n 
I LJ I 
:~;!) 0 , ____ ,,: _ _, L~!L Q ~ ~ --- -
-· _ LJlJ LJ __ 
I I I 
0 0.005 0.01 0.015 0.02 
JOO 
It is interesting to note that unlike conventional unipolar PWM derived from a comparison of a sine 
and a phase shifted version with a triangular waveform, the microprocessor generated regular 
sampled PWM does not double the "effective" switching frequency. This is because the only the 
falling edge is modulated. 
Calculating the harmonic spectrum for the unipolar PWM driven bridge yields the following: 
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To quantify the reduction in harmonic content, the total harmonic distortion is calculated. 
Number of harmonic components to include: 
Total harmonic distortion for Bipolar PWM: 




i bl i 
I I 
bTHD = 1.247 
N 
I: (I uh 1) 2 
h=2 
uTHD:=------
uTHD = 0.65 
Difference in total harmonic distortion for the first N-harmonics: Diff:=bTHD- uTHD 
Diff = 0.597 












For comparison. the harmonic spectrum and THD is calculated for PWM generated using an analog 
sinewave - triangular wave comparison. 
Define the shape of a triangular wave: 
Shape( t) := t-Hs ift~ 
4·fs 
I ,, ·r I 3 I - t- -- A·1S I --<1<--
4·fs 4·fs 4.fs 
I 3 \ 'f > 3 -1 +It- -- A·fs 1 L--
4.fs · 4·fs 
Force the argument given within 0 .. 1/fs range 





fs fs \ fs/ 
Combining gives Ytri(t) :=Shape(C(t)) 
Next, construct the comparator which will generate a the first part of the PWM waveform 
LegA(t) :=if(Vtri(t)> Vm(t),O, 1) 





- ,0,1 \ 
2·f 
I 
Combine the modulation on both inverter legs to generate the unipolar PWM output 
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Calculating the harmonic spectrum for the unipolar PWM driven bridge yields the following: 
Construct vector: '\ :=PWM(i'i·n) 
? 















THD = 0.613 
The digitally generated unipolar PWM yielded: uTHD = 0.65 
80 JOO 
The digital unipolar PWM harmonic distortion is higher than the equivalent analog system because 
only a single edge is modulated. It can be shown that should both edges be modulated, the digital 
system will yield an even lower THO than the analog system. The method is however too 
computationally intensive to be implemented on the current controller hardware. 
To implement the analog unipolar PWM system requires more components. As a UPS is meant to 
have the minimum number of components - the digital unipolar PWM will be implemented. The 
difference in THO is not excessive. In a redesign of the controller, more processing power will be 












Appendix 8: UC3854 Power factor controller design procedure 
The following MathCAD script was used to calculate the discrete component values around the 
UC3854 controller chip 
Operating requirements: 
Select switching frequency: 
Inductor Selection: 
Maximum peak line current -
Pout :=4375 
Vout :=380 







Ripple current - !ripple :=0.05·1pk 
Determine duty factor -
Calculate the inductance -
Select Output Capacitor: 






Thold := 0.020 
Co:- 2·Pout·Thold 
Vout2 - V1 2 
Select the current sensing resistor: 
Find maximum current -








fmax := 65 
lpk = 34.373 
!ripple= 1.719 
D = 0.33 
-4 
















Calculate actual Vrs - Rs :=0.02 
Yrs :=tlpk·Rs Yrs= 0.705 
Set independent peak current limit: 
Select overload current limit -
Multiplier Setup: 
Feedforward voltage divider -
Rvac selection -
Rset selection -
Iovld := 1.2·tlpk 
Yrsovld :=Iovld·Rs 
Rpkl := 10· 103 
Yref :=7.5 
Rpk2 :- Yrsovld·Rpkl 
Yref 
Yav :=0.9·Ymin 
Iovld = 42.279 
Yrsovld = 0.846 
3 Rpk2 = 1.127 • 10 
Yav = 162 
Rffl := 910-103 Rft2 := 91-10




Rffl + Rff2 + Rff3 
Yav·(Rff2 + Rff3) =7.5 
Rffl + Rff2 + RID 
Rffl + Rff2 + RID= 1 · l 06 
9.537•10
5 




IACmin := [2 ·Ymin 
Rvac 
Rset :- 3.75 
2·IACmin 
8.728•103 
Vpk = 353.553 
Rvac = 1.414•106 
Rvac := 1.5-106 
-4 
IACmin = 1.697• 10 
4 













Calculate Ct -· 
Ri110 :- Yrs·l.12 
2·IACmin 
Ct ·- 1.25 .---
Rset·fs 
Current Error Amplifier Compensation: 





Harmonic Distortion Budget: 
Percentage -
Voltage Amplifier Compensation: 
Output voltage· ripple -
Amplifier output ripple -
Feedback network -


















2 ·11 · lOO·Co·Yout 
Gva :- 4·0.015 
Yopk 
Rvi := 510·103 
Cvf:-------
2·11·100·Rvi·Gva 
Rmo = 2.325• 1 o3 
dYrs = 0.155 
Gea = 33.454 






Cez = 1.286• 10 
. -11 
Cep = 2.046•10 
Vopk = 4.581 
Gva = 0.013 
-7 











Appendix C: PFC inductor design 
The inductor design directly influences the efficiency, maximum output power and 
overall physical size of the converter. 
From Appendix B, the peak inductor energy storage is calculated as: 
E 1 L .z 1 -6 3 z J = -. ·l = -·500· 10 . 5 = 0.306 
2 2 
... (1) 
From (1), a T520-28D core was selected using Figure 2. The #26 material is a much 
lower loss material for operation above 50kHz1. Unfortunately the largest core, a 
T400-26D is only good for a maximum of 0.3201. This is an insufficient margin as the 
loss of inductance during startup or an overload condition will result in the destruction 
of the power MOSFET. 
For the T520-28D, AL = 90nH I N 2 , therefore: 
500000. 10-9 
90· 10-9 
= 75turns ... (2) 
Equation (2) assumes there will be no appreciable drop in inductance with increasing 
magnetising force (H). However as H increases due to the rectified 50Hz component, 
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Figure 1: Permeability versus DC bias 














1+4.68·10-4 ·H+1.45· 10-5 • H 2 
... (3) 
Combining the percentage drop in permeability (3) with (2), it can be shown that for an 
inductance of 500uH at 50A (overload), N = 93 . 
The above design is far from optimal as the process was driven by the availability of 
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Appendix D : Component datasheets 
The following datasheets are included: 
• 80C552 microcontroller 
• APT5012JNU2 power MOSFET 
• L Tl 248 brief 
• MC33368D brief 
• MG75J2YS50 IGBT 
• SKB5012 bridge rectifier 











PJ1ilips Semiconductors Product specification 
Single-chip 8-bit microcontroller 80C552/83C552 
Single-chip 8-bit microcontrol/er with 10-bit AID, capture/compare timer, high-speed outputs, PWM 
DESCRIPTION PIN CONFIGURATIONS 
The 80C552/83C552 (hereafter generically 
re~erred to as 8XC552) Single-Chip 8-Bit 
Mi.crocontroller is manufactured in an 
advanced CMOS process and is a derivative 
of the 80C51 microcontroller family. The 
8XC552 has the same instruction set as the 
80C51. Three versions of the derivative exist: 
• 83C552-8k bytes mask programmable 
ROM 
• 80C552-AOMless version of the 83C552 
• 87C552-8k bytes EPAOM (described in a 
separate chapter) 
The 8XC552 contains a non-volatile 8k x 8 
read-only program memory (83C552), a 
volatile 256 x 8 read/write data memory, five 
8-bit 1/0 ports, one 8-bit input port, two 16-bit 
timer/event counters (identical to the timers of 
~ 80C51 ), an additional 16-bit timer coupled 
to capture and compare latches, a 15-source, 
two-priority-level, nested interrupt structure, 
an 8-input ADC, a dual DAC pulse width 
modulated interface, two serial interfaces 
(UART and J2C-bus), a "watchdog" timer and 
on-chip oscillator and timing circuits. For 
systems that require extra capability, the 
8XC552 can be expanded using standard 
TTL compatible memories and logic. 
In addition, the 8XC552 has two software 
selectable modes of power reduction-idle 
mode and power-down mode. The idle mode 
freezes the CPU while allowing the RAM, 
timers, serial ports, and interrupt system to 
continue functioning. The power-down mode 
saves the RAM contents but freezes the 
oscillator, causing all other chip functions to 
be inoperative. 
The device also functions as an arithmetic 
processor having facilities for both binary and 
BCD arithmetic plus bit-handling capabilities. 
The instruction set consists of over 100 
instructions: 49 one-byte, 45 two-byte, and 17 
three-byte. With a 16MHz (24MHz) crystal, 
58% of the instructions are executed in 
0.75µs (0.5µs) and 40% in 1.Sµs (1µs). 
Multiply and divide instructions require 3µs 
(2µs). 
1992 Nov 25 
FEATURES 
• 80C51 central processing unit 
• 8k x 8 ROM expandable externally to 64k 
bytes 
• An additional 16-bit timer/counter coupled! 
to four capture registers and three compare 
registers 
• Two standard 16-bit timer/counters 
• 256 x 8 RAM, expandable externally to 64k 
bytes 
• Capable of producing eight synchronized, 
timed outputs 
• A 10-bit ADC with eight multiplexed analog 
inputs 
• Two 8-bit resolution, pulse width 
modulation outputs 
• Five 8-bit 1/0 ports plus one 8-bit input port 
shared with analog inputs 
• 12C-bus serial 1/0 port with byte oriented 
master and slave functions 
• Full-duplex UART compatible with the 
standard 80C51 
• On-chip watchdog timer 
• Three speed ranges: 
- 1.2 to 16MHz 
- 1.2 to 24MHz (ROM, ROMless only) 
- 1.2 to 30MHz (ROM, ROMless only) 
• Three operating ambient temperature 
ranges: 
- PCB83C552-5: 0°c to +70°C 
- PCF83C552-5: -40°C to +85°C 
(XTAL frequency max. 24 MHz) 
- PCA83C552-5: -40°C to + 125°C 


































































































































































Single-chip 8-bit microcontroller 
PLASTIC QUAD FLAT PACK 








!'SEN -AVss -AVoo -AV rel+ -AV ref- -STADC -!'Wm+-
Pin Function Pin Function ~-
1 P4.1/CMSR1 41 P2.3/A11 
2 P4.2/CMSR2 42 P2.4/A12 
~' {~ 3 NC 43 NC P4.3/CMSR3 44 NC L ~ ____.. P4.4/CMSR4 45 P2.5/A13 
P4.5/CMSR5 46 P2.6/A14 l5 -
0.. -
P4.6/CMTO 47 P2.7/A15 -P4.7/CMT1 48 l'SUl" -9 AST 49 ALE c•-r 10 P1.0/CTOI 50 EA 11 P1.1/CT11 51 P0.7/AD7 L"__. I- -12 P1.2/CT21 52 P0.6/AD6 
gj -13 P1.3/CT31 53 P0.5/AD5 O..+---> 
14 P1.4/T2 54 P0.4/AD4 CMTO+- +---> 
15 P1.5/RT2 55 P0.3/AD3 CMT1+- +---> 
16 Pl.6/SCL 56 P0.2/AD2 AST ....__.. 
17 Pl.7/SDA 57 P0.1/ADl EW -18 P3.0/RxD 58 P0.0/ADO 
19 P3.1/TxD 59 AVref-
20 P3.2/TITTO 60 AVref+ 
21 NC 61 AVss 
22 NC 62 NC 
23 P3.3/TITTT 63 AVoo 
24 P3.4/TO 64 P5.7/ADC7 
25 P3.5/T1 65 P5.6/ADC6 
26 P3.6/WR 66 P5.5/ADC5 
27 P3.7/lm 67 P5.4/ADC4 
28 NC 68 P5.3/ADC3 
29 NC 69 P5.2/ADC2 
30 NC 70 P5.1/ADC1 
31 XTAL2 71 P5.0/ADCO 
32 XTAL1 72 voo 
33 IC 73 IC 
34 vss 74 STADC 
35 vss 75 l'WTI 
36 Vss 76 l5Wf;l1 
37 NC 77 EW 
38 P2.0/A08 78 NC 
39 P2.1/A09 79 NC 
40 P2.2/A10 80 P4.0/CMSRO 
NC = not connected 
IC= internally connected (do not use) 
I 1992 Nov 25 2 
:::=:~ :=:r - 0-- b:-- a...._ _a.....  - -- --~ +- CTOI -CT11
- ..._ CT21 
- ;: +- CT31 
............ gj+-T2 








- "'-> HIGH ORDER 
:=:~ ~~SDA 
- b: =: ADDRESS AND 
- 0 DATABUS - 0..-- -
:=;-~-~D/DATA - -> TxD/CLOCK 
- M+- JJilTO 















Ph~lips Semiconductors Product specification 
Single-chip 8-bit microcontroller 80C552/83C552 
ORDERING INFORMATION 
PHILIPS 
NORTH AMERICA PHILIPS PART ORDER NUMBER 
PART MARKING PART ORDER NUMBER DRAWING TEMPERATURE °C FREQ 
ROMless ROM ROM less ROM NUMBER AND PACKAGE MHz 
PCB80C552-5-16WP PCB83C552-5WP/xxx S80C552-4A68 S83C552-4A68 SOT188 
0 to +70, Plastic Leaded Chip 16 
Carrier 
PCB80C552-5-16H PCB83C552-5H/xxx S80C552-4B S83C552-48 SOT318 0 to +70, Plastic Quad Flat Pack 16 
PCF80C552-5-16WP PCF83C552-5WP/xxx S80C552-5A68 S83C552-5A68 SOT188 
-40 to +85, Plastic Leaded Chip 16 
Car.rier 
PCF80C552-5-16H PCF83C552-5H/xxx S80C552-5B S83C552-5B SOT318 
-40 to +85, Plastic Quad Flat 16 
Pack 
PCA80C552-5-16WP PCA83C552-5WP/xxx S80C552-6A68 S83C552-6A68 SOT188 
-40 to +125, Plastic Leaded Chip 
16 
Carrier 
PCA80C552-5-16H PCA83C552-5H/xxx S80C552-6B S83C552-6B SOT318 -40 to + 125, Plastic Quad Flat 16 
Pack 
PCB80C552-5-24WP PCB83C552-5WP/xxx S80C552-AA68 S83C552-AA68 SOT188 o to +70, Plastic Leaded Chip 24 
Carrier 
PCB80C552-5-24H PCB83C552-5H/xxx S80C552-AB S83C552-AB SOT318 0 to +70, Plastic Quad Flat Pack 24 
PCF80C552-5-24WP PCF83C552-5WP/xxx S80C552-BA68 S83C552-BA68 SOT188 -40 to +85, Plastic Leaded Chip 24 
Carrier 
PCF80C552-5-24H PCF83C552-5H/xxx S80C552-BB -s83C552-BB SOT318 -40 to +85, Plastic Quad Flat 24 
Pack 
PC880C552-5-30WP PCB83C552-5WP/xxx S80C552-CA68 S83C552-CA68 SOT188 Oto +70, Plastic Leaded Chip 30 
Carrier 
PCB80C552-5-30H PCB83C552-5H/xxx S80C552-CB S83C552-CB SOT318 0 to +70, Plastic Quad Flat Pack 30 
NOTE: 
1 _ xxx denotes the ROM code number. 













· Plhilips Semiconductors Product specification 
Single-chip 8-bit microcontroller 80C552/83C552 
DRAWING TEMPERATURE °C FREQ 
EPROM NUMBER AND PACKAGE MHz 
S87C552-4A68 0398E 
0 to +70, Plastic Leaded Chip 16 
Carrier 
S87C552-4K68 1473A 
Oto +70, Ceramic Leaded Chip 16 
Carrier w/Window 
S87C552-48 SOT318 0 to + 70, Plastic Quad Flat Pack 16 
S87C552-5A68 0398E 
-40 to +85, Plastic Leaded Chip 
16 
Carrier 
S87C552-5K68 1473A -40 to +85, Ceramic Leaded 16 
Chip Carrier w/Window 
S87C552-5B SOT318 
-40 to +85, Plastic Quad Flat 
16 Pack 
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PO Pl P2 P3 TxD AxD PS P4 CTOl-CT31 
m ALTERNATE FUNCTION OF PORT 0 m ALTERNATE FUNCTION OF PORT 3 
QJ ALTERNATE FUNCTION OF PORT 1 (I] ALTERNATE FUNCTION OF PORT 4 
[D ALTERNATE FUNCTION OF PORT 2 [}] ALTERNATE FUNCTION OF POAT 5 


































Philips Semiconductors Product specification 
Single-chip 8-bit microcontroller 80C552/83C552 
PIN DESCRIPTION 
PIN NO. 
MNEMONIC PLCC OFP TYPE NAME AND FUNCTION 
Yoo 2 72 I Digital Power Supply: +5V power supply pin during normal operation, idle and 
power-down mode. 
STA DC 3 74 I Start ADC Operation: Input starting analog to digital conversion (ADC operation can also 
be started by software). This pin must not float. 
PWfim 4 75 0 Pulse Width Modulation: Output 0. 
pWfJT 5 76 0 Pulse Width Modulation: Output 1. 
F.W 6 77 I Enable Watchdo?i Timer: Enable for T3 watchdog timer and disable power-down mode. 
This pin must not loat. 
P0.0-P0.7 57-50 58-51 1/0 Port O: Port 0 is an 8-bit open-drain bidirectional 1/0 port. Port 0 pins that have 1s written 
to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed 
low-order address and data bus during accesses to external program and data memory. In 
this application it uses strong internal pull-ups when emitting 1s. 
P1 .O-P1 .7 16-23 10-17 1/0 Port 1: 8-bit 1/0 port. Alternate functions include: 
16-21 10-15 1/0 (P1 .O-P1 .5): Quasi-bidirectional port pins. 
22-23 16-17 1/0 (P1.6, P1.7): Open drain port pins. 
16-19 10-13 I CTOl-CT31 (P1 .O-P1 .3): Capture timer input signals for timer T2. 
20 14 I T2 (P1 .4): T2 event input. 
21 15 I RT2 (P1 .5): T2 timer reset signal. Rising edge triggered. 
22 16 1/0 SCL (P1 .6): Serial port clock line 12c-bus. 
23 17 1/0 SDA (P1.7): Serial port data line 12C-bus. 
Port 1 is also used to input the lower order address byte during EPROM programming and 
verification. AO is on P1 .0, etc. 
P2.0-P2.7 39-46 38-42, 1/0 Port 2: 8-bit quasi-bidirectional 1/0 port. 
45-47 Alternate function: High-order address byte for external memory (A08-A 15). 
P3.0-P3.7 24-31 18-20, 1/0 Port 3: 8-bit quasi-bidirectional 1/0 port. Alternate functions include: 
23-27 
24 18 RxD(P3.0): Serial input port. 
25 19 TxD (P3.1 ): Serial output port. 
26 20 TfITO (P3.2): External interrupt. 
27 23 INTI (P3.3): External interrupt. 
28 24 TO (P3.4): Timer 0 external input. 
29 25 T1 (P3.5): Timer 1 external input. 
30 26 WR (P3.6): External data memory write strobe. 
31 27 RD (P3.7): External data memory read strobe. 
P4.0-P4.7 7-14 80, 1-2 1/0 Port 4: 8-bit quasi-bidirectional 1/0 port. Alternate functions include: 
4-8 
7-12 80, 1-2 0 CMSRO-CMSR5 (P4.0-P4.5): Timer T2 compare and set/reset outputs on a match with 
4-6 timerT2. 
13, 14 7,8 0 CMTO, CMT1 (P4.6, P4.7): Timer T2 compare and toggle outputs on a match with timer T2. 
P5.0-P5.7 68-62, 71-64, I Port 5: 8-bit input port. 
1 ADCO-ADC7 (P5.0-P5.7): Alternate function: Eight input channels to ADC. 
AST 15 9 1/0 Reset: Input to reset the 8XC552. It also provides a reset pulse as output when timer T3 
overflows. 
XTAL1 35 32 I Crystal Input 1: Input to the inverting amplifier that forms the oscillator, and input to the 
internal clock generator. Receives the external clock signal when an external oscillator is 
used. 
XTAL2 34 31 0 Crystal Input 2: Output of the inverting amplifier that forms the oscillator. Left open-circuit 
when an external clock is used. 











Philips Semiconductors Product specification 
Single-chip 8-bit microcontroller 80C552/83C552 
PIN DESCRIPTION (Continued) 
PIN NO. 
MNEMONIC PLCC QFP TYPE NAME AND FUNCTION 
Vss 36,37 34-36 I Two Digital ground pins. 
PSEN 47 48 0 Program Store Enable: Active-low read strobe to external program memory. 
ALE 48 49 0 Address Latch Enable: Latches the low byte of the address during accesses to external 
memory. It is activated every six oscillator periods. During an external data memory 
access, one ALE pulse is skipped. ALE can drive up to eight LS TTL inputs and handles 
CMOS inputs without an external pull-up. 
EA 49 50 I External Access: When EA is held at TTL level high, the CPU executes out of the internal 
program ROM provided the program counter is less than 8192. When EA is held at TTL 
low level, the CPU executes out of external program memory. EA is not allowed to float. 
AV REF- 58 59 I Analog to Digital Conversion Reference Resistor: Low-end. 
AV REF+ 59 60 I Analog to Digital Conversion Reference Resistor: High-end. 
AVss 60 61 I Analog Ground 
AVoo 61 63 I Analog Power Supply 
NOTE: 




XTAL1 and XTAL2 are the input and output, 
respectively, of an inverting amplifier. The 
pins can be configured for use as an on-chip 
oscillator, as shown in the logic symbol, 
page 2. 
To drive the device from an external clock 
source, XTAL 1 should be driven while XTAL2 
is left unconnected. There are no 
requirements on the duty cycle of the external 
clock signal, because the input to the internal 
clock circuitry is through a divide-by-two 
flip-flop. However, minimum and maximum 
high and low times specified in the data sheet 
must be observed. 
RESET 
A reset is accomplished by holding the AST 
pin high for at least two machine cycles (24 
oscillator periods), while the oscillator is 
running. To insure a good power-on reset, the 
AST pin must be high long enough to allow 
the oscillator time to start up (normally a few 
milliseconds) plus two machine cycles. At 
power-on, the voltage on V00 and AST must 
come up at the same time for a proper 
start-up. 
IDLE MODE 
In the idle mode, the CPU puts itself to sleep 
while all of the on-chip peripherals stay 
active. The instruction to invoke the idle 
mode is the last instruction executed in the 
normal operating mode before the idle mode 
is activated. The CPU contents, the on-chip 
RAM, and all of the special function registers 
remain intact during this mode. The idle 
mode can be terminated either by any 
enabled interrupt (at which time the process 
is picked up at the interrupt service routine 
and continued), or by a hardware reset which 
starts the processor in the same manner as a 
power-on reset. 
POWER-DOWN MODE 
In the power-down mode, the oscillator is 
stopped and the instruction to invoke 
power-down is the last instruction executed. 
Only the contents of the on-chip RAM are 
preserved. A hardware reset is the only way 
to terminate the power-down mode. The 
control bits for the reduced power modes are 
in the special function register PCON. Table 1 
shows the state of the 1/0 ports during low 
current operating modes. 
Table 1. External Pin Status During Idle and Power-Down Modes 
PROGRAM PWMO/ 
MODE MEMORY ALE PSEN PORTO PORT1 PORT2 PORT3 PORT4 PWM1 
Idle Internal 1 1 Data Data Data Data Data 1 
Idle External 1 1 Float Data Address Data Data 1 
Power-down Internal 0 0 Data Data Data Data Data 1 
Power-down External 0 0 Float Data Data Data Data 1 











Phlilips Semiconductors Product specification 
Single-chip 8-bit microcontroller 80C552/83C552 
Serial Control Register (S1 CON) - See Table 2 
S1CON (D8H) I CR2 I ENS1 I STA I STO I SI I AA I CR1 I CRO I 
Bits CRO, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation. 
Table 2. Serial Clock Rates 
BIT FREQUENCY (kHz) AT fosc 
CR2 CR1 CRO 6MHz 12MHz 16MHz 24MHz2 30MHz2 fosc DIVIDED BY 
0 0 0 23 47 62.5 94 117 1 256 
0 0 1 27 54 71 107 1 134 1 224 
0 1 0 31 63 83.3 125 1 156 1 192 
0 1 1 37 75 100 150 1 188 1 160 
1 0 0 6.25 12.5 17 25 31 960 
1 0 1 50 100 133 1 200 1 250 1 120 
1 1 0 100 200 267 1 400 1 500 1 60 
1 1 1 0.24 < 62.5 0.49 < 62.5 0.65 < 55.6 0.98 < 50.0 1.22 < 52.1 96 x (256 - (reload value 
Timer 1 )) 
0 < 255 0 < 254 0 < 253 0 <251 0 < 250 reload value Timer 1 
in Mode 2. 
NOTES: 
1. These frequencies exceed the upper limit of 1 OOkHz of the 12C-bus specification and cannot be used in an 12C-bus application. 
2. At lose = 24MHz/ 30MHz the maximum 12C bus rate of 1 OOkHz cannot be realized due to the fixed divider rates. 
ABSOLUTE MAXIMUM RATINGS1, 2, 3 
PARAMETER RATING UNIT 
Storage temperature range -65 to +150 oc 
Voltage on any other pin to Vss -0.5 to +6.5 v 
Input, output DC current on any single 1/0 pin 5.0 mA 
Power dissipation (based on package heat transfer limitations, not device power 1.0 w 
consumption) 
NOTES: 
1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and 
functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section 
of this specification is not implied. 
2. This product includes circuitry specifically designed for the protection of its internal devices from the camaging effects of excessive static 
charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying 9reeild than the rated maxima. 
3. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to Vss unless otherwise 
noted. 
DEVICE SPECIFICATIONS 
SUPPLY VOLTAGE (V) FREQUENCY (r,H-'2) 
TYPE MIN MAX MIN MAX TEMPERATURE RANGE.(°C) 
PCB83(0)C552-5-16 4.0 6.0 ~ .. ~ I iv 0 to +70 I ----
PCF83(0)C552-5-16 4.0 6.0 1.2 16 -40 to +85 
PCA83(0)C552-5-16 4.5 5.5 1.2 16 -40 to +125 
PCB83(0)C552-5-24 4.5 5.5 1.2 24 0 to +70 
-·-- ···--
PCF83(0)C552-5-24 4.5 5.5 
. ,, 
-40 to +85 .<. -
PCB83(0)C552-5-30 4.5 5.5 ~ .2 - . Oto +70 '" 
--~--~ 
















48.0A . 0.1 OQ 
43.0A 0.12.Q 
POWER MOS IVTM SINGLE DIE ISOLATED PACKAGE 
N -CHANNEL ENHANCEMENT MOOE HIGH VOLTAGE POWER MOSFETS 
MAXIMUM RATINGS Alt Ratings: Tc "' 25~ unless othenvise specitiad. 
APT APT 
SVmbol Parameter 501oJN 5012JN UNIT 
Voss Drain-source Voltage 500 500 Vols 
lo Continuous Drain Current @Tc .. 25"C 48 43 
low~ Pubed Drain Current © and lnductivfl Cr.urent Clamped 192 172 
AmpG 
VGS Gat&-Sowc:e Vobge - ±30 Voita 
Total Power Di"ipation @ Tc • 2S°C 520 Warts 
Po 
Linear Oerating· Factor 4.16 wrc 
T,,. TSTG Opetating and Storag• Jooction Temperature Aarige ·55to 150 
"C 
TL Lead Temperature: o.oos· from Case for 1 o Sec. 300 
STATIC ELECTRJCA1. CHARACTERISTICS 
Symbol Characteristic I Test Conditions J Part Nwnbar MIN TYP MAX UNIT 
BV°" 
Drain-Source Bnaakdown Voltage APT5010JN 500 
(VGS., OV, 10 .. ~ i,i.A) voa:s APT5012JN 500 
On State D1ain Cu-rent a> APTS010JN 48 
lo{ON) 
<Vos> fc,(ON)x Ros{ON) Max, VGS .. 1QV) 43 
Amps 
AFT5012JN 
Drain-source On.stat& Resistaoo9 ® APT5010JN 0.10 
Ros{ON) 




Zero Gala Voltage Drain Cwrent (Vos-Voss• V65 • OV) 250 
Zaro Gate Voltage Ofain Cu"ent (V00 .. 0.8 V009• VGs .. ov. Tc-1250-C) 
µA 
1000 
~s Gat&-SOurce L&akago Current (VGS - ±30V, VDS .. OV) ±100 nA 
VGS(TH) Gate Threshold Voltage <Voo • VGS' 'o .. 2.SmA) 2 4 Volls 
THERMAL CHARACTERISTICS 
symbol Characteristic MIN TVP MAX UNIT 
R&JC Junciion 10 Case 0.24 
R . ecs CaS& IO Sink (u..1-iigh EliciUflCI/ Thermal .laN'll ~NI and Pia.Mt' HHI SONI Su~.J 
"CIW 
0.05 
Q ~ eAU'nOtf: The~ DO'lic::es are Sensi~ to Elocirosta1i~ Dischatge. P~ Hilflding P~ Should Be Followed. 
405 S.W. COLUMBIA STREET PHONE •.• (503}382--8028 
BEND, OREGON 97702M1035 












DVNAMJC CHARACTERISTICS APT5010/5012JN 
Symbol Ctt.r~ratrc THt Conditions MIN TYP "4.AX UNIT 
c 
'" 
ln~I Capacilanc9 Vas-OV 5570 6500 
c .. s Ou!pot Capacitance V05 • 25V , 170 1640 pF 
c .. AevelSe Ttaoster Capacilanc& 1-1 MHz 440 660 
QC Total Gate CMt'gu® VGS .. 10V 240 370 
QC!I Gate-Source Charge VDO ~ 0.5 Voss 32 48 nC 
~ Gats·Drain ("Milar") Charge 10 "' 10 [Cont) @ 25•c 116 170 
td(on) Tum-on Delay Tun& VGS~ 15V 15 30 
\ AiseTime VDD .. 0.5 Voss 25 50 
1
0 
.. 10 (C<lnt.)@25"C 
ns 
td(otl) Turn-off Delay Time 48 75 
r, Fall Time AG•0.60 12 25 
SOURC£-ORAIN DIODE RATSNGS AND CHARACTERISTICS 
Symbol Characlerl:sl le I Test Conditions MIN TYP MAX UNIT 
Continuous Source Cum>1nt APYS010JN 48 
Is (Body Diode) A.PT5012JN 43 
Pvlsad Source Current @ APT5010JN 192 
Amps 
'su (Body Diode) APT5012JN 172 
vso Oiode Forward Voltage <Z> (V Gs - ov. 15 ... ·lo (Cont.]) 1.8 Volts 
t ,, Reverse RecoV&IY Tune (ls ... ·2i:, {Cont.], df5 /dt • 1 OOAlµ.s) 210 415 830 ns 
Orr Rev~rs. Recovery Charge l's .. -10 (Cont), dis/di - 100Alµs} 4 8.3 16 µC 
PACKAGE CHARACTERISTICS 
.Symbol Ctum11eterlstlc I Test CondltJons MIN lYP MAX UHIT 
lo Internal Orain Inductance (Lte.asutfld f '""' Drai11 Tanl'linal 11;1 Co<lcor "1 o;a.) 3 nH 
ls lotemal Sourc;q Inductance (Mnwrad FIOl'll Sourca Tarmnal~ m Soun;a 8cl!d Paci•) 5 
v1so1a11on RMS Voltage (SO.OO HZ ~idal Wav8ftlrrp Ftom T ~~ IJ:I Maun ring B<l$O lat 1 Mn.) 2500 Volts 
c~ Drain-to-Mounting Base Capacbnee (T. 1~ 35 pf 
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• Hi,gh Power Factor Over Wide Load Range 
with Line Current Averaging 
• International Operation Without Switches 
• Instantaneous Overvoltage Protection 
• Minimal Line Current Dead Zone 
• Typical 250µA Startup Supply Current 
• Rejects Line Switching Noise 
• Synchronization Capability 
• Low Quiescent Current: 9mA 
• Fast 1.SA Peak Current Gate Driver 
APPLICATlons 
• Universal Power Factor Corrected Power Supplies 
• Preregulators Up To 1500W 
BLOCK DIAGRAM 
VAour Mour lsrnsE 
5 4 
DESCRIPTIOn 
The L 11248 provides active power factor correction for 
universal off-line power systems. By using fixed high 
frequency PWM current averaging, without the need for 
slope compensation, the L T1248 achieves far lower line 
current distortion with a smaller magnetic element than 
systems that use either peak-current detection or zero 
current switching approaches in both continuous and 
discontinuous modes of operation. 
The L T1248 uses a multiplier that has a square gain 
function from the voltage amplifier to reduce the AC gain 
at light output load and thus maintains low line current 
distortion and high system stability. The L T1248 also 
provides filtering capability to reject line switching noise 
which can cause instability when fed into the multiplier. 
Line current dead zone is minimized with low bias voltage 
at the current input to the multiplier. 
The L T1248 provides many protection features including 
peak current limiting and overvoltage protection, and can 
be operated at frequencies as high as 300kHz. 
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OLUTE MAXIMUM RATlnGS PACKAGE/ORDER 1nFORMATIOn 
upply Voltage ....................................................... ,,..... 27V 
TOR Current Continuous ......................................... O.SA 
TOR Output Energy(Per Cycle) ................................. SµJ 
AC· Rs ET· PKuM Input Current ............ .... ................ 20mA 
SENSE· EN/SYNC, OVP Input Voltage ..................... VMAX 
SENSE· MouT Input Current... .................................. ± SmA 
perating Junction Temperature Range 
L T1248C .................................................... 0°c to 100°c 
LT12481 ............................................... -40°Cto125°C 
hermal Resistance (Junction-to-Ambient) 
N Package ....................................................... 100°C/W 
S Package . . . . . . . .. . . . . .. . .. . . . . . . .. . ... . . . . . . . . . . . . .. . . . . .. . . . . . . 120°C/W 
Storage Temperature Range .................... -65°C to 1 so°C 








16-LEAD PLASTIC DIP 
S PACKAGE 
EN/SYNC 
16-LEAD NARROW PLASTIC SO/C 
TJMAX = 125'C, 9JA = 100°C/W (N) 
TJMAX = 125'C. 9JA = 120°C/W (S) 







Maxin1n operating voltage (VMAX) = 25V, Vee = 18V, Rm = 15k to GND, Csu = 1nF to GND, IAc = 100µA, lsENSE = OV, CAour = 3.5V, 
VAour = 5V, OVP = 7.5V, no load on any outputs, unless otherwise noted. 
PARAMETER CONDITIONS MIN TYP MAX UNITS 
Overall 
Supply Current (V cc in Undervoltage Lockout) Vee = Lockout Voltage - 0.2V • 0.25 0.45 mA 
Supply Current (Inactive) EN/SYNC = OV, Vee ::; VMAX • 0.5 1.5 mA 
Supply Current On 11.5V::; Vee::; VMAX • 8.5 12.0 mA 
Vee Tum-On Threshold (Undervoltage Lockout) • 15.5 16.5 17.5 v 
Vee Ttrn-Off Threshold • 9.5 10.5 11.5 v 
ENJSYNC TIYeshold, Rising • 2.2 2.6 2.85 v 
EN/SYNC Threshold Hysteresis 0.40 v 
EN/SYNC lnJ)Jt Current EN/SYNC= OV • -5 - 1 5 µA 
3V ::; EN/SYNC ::; 7V -50 - 25 50 µA 
Voltage Amplifier 
Voltage Amp Offset Voltage VAouT = 3.5V • -8 8 mV 
Input Bias Current VsENSE = ov to 7V • -25 -250 nA 
Voltage Gain 70 100 dB 
Voltage Amp Unity-Gain Bandwidth 3 MHz 
Voltage Amp Output High (Internally Clamped) • 11.3 13.3 v 
Voltage Amp Output Low • 1.1 2 v 
Voltage Amp Short-Circuit Current VAouT = OV • 5 14 30 mA 
SS Current SS= 2.5V • 5 12 30 µA 
Current Amp Offset Voltage • ±1 ±4 mV 
lsENSE Bias Current • -25 -250 nA 
Current Amp Voltage Gain 80 110 dB 
Current Amp Unity-Gain Bandwidth 3 MHz 
Current Amp Output High • 7.2 8.5 v 












.1 ............................................................................................................................... .... 
ELECTRICAL CHARACTERISTICS 
Maxianlln operating voltage (VMAX) = 25V, Vee = 18V, Rsrr = 15k to GND, Csrr = 1nF to GND, IAe = 100µA, lsENSE = OV, CAour = 3.5V, 
VAour = 5V, OVP = 7.5V. No load on any outputs, unless otherwise noted. 
PARAMETER . l_coNDITIONS . ~.'.!'_ ... _. _ r.~P---~~~ I_ UNITS 
Cmeirt Amplifier 
Current Amp Short-Circuit Current CAour = OV • 5 14 30 mA 
lnp.rt Range. lsENSE· Mour (Linear Operation) • -0.3 v 
Reference 
Reference Output Voltage 'REF = OrnA, TA = 25°C 7.39 7.50 7.60 v 
VREF Load Regulation - 5mA < IREF < OmA 5 mV 
VREF Line Regulation 11.5V < Vee< VMt..x. • -20 5 20 mV 
VREF Short-Circuit Current VREF = OV • 12 28 50 mA 
VREF Worst Case Load, Line, Temperature • 7.32 7.5 7.68 v 
C.rrent Limit 
PKi.1M Offset Voltage • -15 15 mV 
Pl<.i.1M Input Current PKuM = -0.1V • -50 -100 µA 
PKi.1M to GTDR Propagation Delay PKuM Falling from 50mV to -50mV 400 ns 
Maltiplier 
Multipfier Output Current IAc = 100µA, Rsn = 15k 35 µA 
Multiplier Output Current Offset RAc = 1M from IAc to GND • -0.05 -0.5 µA 
Multiplier Maximum Output Current IAc = 450µA, Rsn = 15k, VAour = 7V, Mour = OV • -286 -260 -235 µA 
~ltiplier Gain Constant (Note 1) 0.035 v-2 
IAC Input Resistance I AC from 50µA to 1 mA 15 25 35 kn 
Oscillator 
Oscillator Frequency RsET = 15k, Csn = 1000pF • 85 100 115 kHz 
Rsn = 151<. Csu = 1500pF • 58 68 78 kHz 
Csn Ramp Peak-to-Peak Amplitude 4.35 4.7 5.0 v 
Csn Ramp Valley Voltage 1.25 1.4 1.55 v 
Synchronization Pulse Threshold on EN/SYNC Pin Pulse Low = 3.5V, High = 7V, Width > 200ns 4.5 5.6 6.5 v 
Synchronization Frequency Range Rsu = 15k, Csu = 1ooopF • 1.2 1.6 fNQM 
Overvoltage Comparator 
Comparator Trip Voltage Ratio (VTRIPIVRul • 1.04 1.05 1.06 
Hysteresis 0.35 v 
OVP Bias Current OVP = 7.5V • -50 -250 nA 
OVP Propagation Delay 100 ns 
Gate Driver 
Max GTDR Output Voltage OrnA Load, 18V < Vee • 12 15 17.5 v 
GTDR Output High - 200mA Load, 11.5V :5 V cc :5 15V • Vee - 3.0 v 
GTDR Output Low (Device Unpowered) V cc = OV, 50mA Load (Sinking) • 0.9 1.5 v 
GTDR Output Low (Device Active) 200mA Load (Sinking) • 0.5 1 v 
10mA Load • 0.2 0.4 v 
Peak GTDR Current 10nF from GTDR to GND 2 A 
GTDR Rise and Fall Time 1nF from GTDR to GND 25 ns 
GTDR Max Duty Cycle 90 96 % 
The • denotes specifications which apply over the full operating 
temperature range. 
1 
Note 1: Multiplier Gain Constant: K = 
1 












Power Factor Controllers (continued) 
MC33368D 
TA= -25° to +125°C, Case 751 K 
The MC33368 is an active power factor controller that 
functions as a boost preconverter in off-line power supply 
applications. MC33368 is optimized for low power, high 
density power supplies requiring minimum board area, 
reduced component count, and low power dissipation. The 
narrow body SOIC package provides a small footprint. 
Integration of the high voltage startup saves approximately 0. 7 
w of power compared to resistor bootstrapped circuits. 
The MC33368 features a watchdog timer to initiate output 
switching, a one quadrant multiplier to force the line current to 
follow the instantaneous line voltage, a zero current detector 
to ensure critical conduction operation, a transconductance 




















reference, an undervoltage lockout (UVLO) circuit which 
monitors the Vee supply voltage, and a CMOS driver for 
driving MOSFETs. The MC33368 also includes a 
programmable output switching frequency clamp. Protection 
features include an output overvoltage comparator to 
minimize overshoot, a restart delay timer, and cycle-by-cycle 
current limiting. 
• Lossless Off-Line Startup 
• Output Overvoltage Comparator 
• Leading Edge Blanking (LEB) for Noise Immunity 
• Watchdog Timer to Initiate Switching 

























































SULA TED GA TE BIPOLAR TRANSISTOR 
TR Module 
•licon N Channel IGBT 
_'.gh Power Switching Applications 
•otor Control Applications 
eatures 
High input impedance 
High speed: tt = 0.30µs (Max.) (le = 75A) 
trr = 0.1 Sµs (Max.) (IF= 75A) 
Enhancement mode 
The electrodes are isolated from case 
Includes a complete half bridge card in one package 
·Low saturation voltage VeE (sat)= 2.70V (Max.) {le= 75A) 
•aximum Ratings (Ta = 25°C) 
CHARACTERISTIC SYMBOL RATING UNIT 
;olledor-Emitter Voltage Ve Es 600 v 
;ate-Emitter Voltage VGES ±20 v 
DC le 75 
:ollector Current A 
1ms lcp 150 
DC IF 75 
orward Current A 
1ms IFM 150 
:ollector Power 
Pc 390 w lissipation (Tc= 25°C) 
unction Temperature Ti 150 oc 
->torage Temperature Range Tstg -40 - 125 oc 
-solation Voltage Vi sol 
2500 v 
(AC 1 min.) 
)crew Torque (Terminal/Mounting) - 313 N ¥ n 
•quivalent Circuit 
El E2 































Electrical Characteristics (Ta = 25°C) 
-
I CHARACTERISTIC SYMBOL TEST CONDITION MIN. TYP. MAX. UNIT 
f Gate Leakage Current IGES VGE = ± 20V, VeE = 0 - - ±500 nA 
I Collector Cut-off Current le ES VeE = 600V, VGE = 0 - - 1.0 mA 
[ Gate-Emitter Cut-off Voltage VGE(off) le= 7.5mA, VeE = 5V 5.0 7.0 8.0 v 
l Collector-Emitter Saturation Voltage VeE (sat) le= 75A, VGE = 15V - 2.10 2.70 v 
Input Capacitance Cies VeE = 10V, VGE = 0, f = 1MHz - 7100 - pF 
Turn-on Delay Time ~(on) - 0.08 0.16 
Rise Time tr Inductive Load - 0.12 0.24 
Turn-on Time ion 
Vee= 300V 
0.40 0.80 
Switching le= 75A -
Time VGE=±15V 
µs 
Turn-off Delay Time ~ (off) - 0.20 0.40 
RG = 18Q 
0.15 0.30 Fall Time tf (Note 1) -
Turn-off Time lott - 0.50 1.00 
Forward Voltage VF IF= 75A, VGE = 0 - 2.10 2.80 v 
Reverse Recovery Time lrr 
IF= 75A, VGE = -10V - 0.08 0.15 µs 
di/dt = 1 OOA/µs 
Transistor - - 0.32 
Thermal Resistance Rth u-c) 
oc/W 
Diode - - 0.69 
Note 1 Switching Time Test Circuit & Timing Chart. 
VGE · : ___ _ 
0 ---------~:-~~--------!Q'!?.~--------
1 ' I I 
Ic : : : 
JUl 
Note 2 Silicone Grease is Applied. 
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Tt".e ·information contained here is subject to change without notice. 
Tr€ information contained herein is presented only as guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third 
p>Jties '"1ich may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. These TOSHIBA products are intended for usage in gen· 
eial elecnornc equipments (office equipment. communication equipment, measuring equipment. domestic electrification, etc.) Please make sure that you consult with us before you use these TOSHIBA 
pK.ducts 1n equipments which require high quality and/or reliability, and in equipments which could have major impact to the welfare of human life (atomic energy control, spaceship, traffic signal, 
ccmbusoon control, all types of safety devices. etc.). TOSHIBA cannot accept liability to any damage which may occur in case these TOSHIBA products were used in the mentioned equipments 













SElllKRON S A 12/12 '96 14:08 FAX 2712 ~335061 
/-j "J. ,-,~ ,. ..... ,,L.1...J" 
VRSM lo (T.,,,..,= ... ) 
VRFll.I SOA(l34•C) 50A(92•C) 
Typu Rm1~ TypllS Amin v n Q 
200 SKB 50l'02 A3 0,1 SICD so.io2 Al 0,1 
400 SICB !iOJOC A3 0,3 SKDSOJ04A3 0,2 
800 SICB5M8A3 0,4 SICD 50IOB A3 0,4 
1200 SKB50/l2A3 0,6 SICD 5Ut'l2 A3 0,6 
1600 SICS 5Dn6 A3 0,8 SKt> 511116 A3 0,8 
r~ 
Condtdmu; ·- · 
~ , - . ----- .. 
SKB50 SKD58 
lo· 'f..;;~:;;35 "G;P1N20 F 43A 60A 
T smb = "5 "G;~11 10A 10A . , 
20A 22A 
P11120 34A 40A 
T amb = 35 "C; P1n 20 F 40.1\ OOA 
Tamb = 45 "C; isola~1> 8 I\ 10/\ 
chass" I 16A :<!2A 
P1/120 29A -40A 
'" T amb = 35 "G: P1/120 F 40A '48A T amb = 4S °C: isol~11 BA BA 
c"as:ii 1 16A HI A 
l'l/120 2.7 A 32A 
INCL Tamb=35 "G;P1/120 F !'12A 48A 
Tamb=45 "C; isol~l 6,5A !!A mas.s· 13A 18A 
fl1 [g_~_ - . - . ---- 23A 32A ---·-------· 
lf'SM Tvj= 25 "C, 10 m& 750A 
T\IJ = 150 "C..10ms 600A 
~ T"UJ= 25 "C. B,3 ..• 10 ms 2800A~s 
T"i = 150 "C. B.J ... 10 ms 1800 A2s 
Vr: T11j = 25°C~IF=150A 1,6V 
V{TO) Tvj = 150°C o,asv 
IT T11j = 150 "C 8m0. 
IRD Tllj = 25 "C; Vmi = VRRM 1mA 
T VJ = 150 "C; 'lml = VilflM 10mA 
.... T~j = 2S "C typ. 10ps 
fa 2000Hz 
Attic total 0.615"CJW 0,45"CIW 
A-. total o,as•CJ'N 0.06 'CtW 
: · Tmrt>= JS "C; Pl/120 F 0.9"CNI 0.7"CIW 
isolatoo1> 5,7"GIW 5,5°CIW 
ChBSllisZl 2,50CJW 2,J"C/W 
P1!120 1.3"GIW 1,1 OCfW 
Tvt - 40-.+ 1so 0c 
T~ - ·55.. .• + 1so°C 
v-.... a.c. 50 l·fz; r.m.s. 2500V-
RC PA•1 w 0,1 p.F+so n 
Fu &IA 
M1 case IP healsitlk } SI urilsl 5 Nint44 lb. i". ± 1 S '!C. 
M2 busbatS IO tetminals USul'tilS 3 lllm/26 lb. in. :t 15 % 
w -- 2SOg 
case G14 G15 .... 
1> Fteely suspended or mouriled en an irisulMOr 
2) t.Oou!Led ol't a painled melal sheet of mil'I. 250 1' 250 ll 1 min 
C by SEMIKIOll 
sEMIKRDN 
Power Bridge Rectifiers 
SKB50 
SK.050 
, .. 'lo •• , -•• --
SICB SICD 
Fealmes 
• Isolated metal ease wilh SUBW 
tel'!1lina.ls 
• Blocfcll'Q voltage IO 1600 v 
• Hgh SIJgQ CUl'J'erlt 
• SKB = single phase bridge 
rl!Cliiior 
SKO = lhree phase bridgit 
nidilier 
• Easy chassis moonling 
Typ(cal Applications 
• Single and llirs& phase 
redffiers fix" power supplies 
• lnpu1 reaifiera for variable 
hquencydl'ives 
• Rac1ifiets fer DC mcttr field 
supplies 



















Enhanced High Power Factor Preregulator 
FEATURES 
• Controls Boost PV\M to Near Unity 
Power Factor 
• Limits Line Current Distortion To <3% 
• \/Vorld-Wde Operation Without Switches 
• Accurate Power Limiting 
• Fixed Frequency Average Current Mode 
Control 
• High Bandwidth (5MHz), Low Offset 
Current Amplifier 
• Integrated Current and Voltage Amp 
Output Clamps 
• Multiplier Improvements: Linearity, 
500mV VAC Offset (eliminates external 
resistor), 0-5V Multout Common Mode 
Range 
• VREF "GOOD" Comparator 
• Faster and Improved Accuracy ENABLE 
Comparator 
• UVLO Threshold Options 
(16/10V I 10.5/10V) 
• 300µA Startup Supply Current 
UVLOTum on UVLO Tum off 
UC1854A 16V 10V 




The UC1854A/B products are pin compatible enhanced versions of the 
UC1854. Like the UC1854, these products provide all of the functions 
necessary for active power factor corrected prer egulators. The control-
ler achieves near unity power factor by shaping the AC input line cur-
rent waveform to correspond to the AC input line voltage. To do this the 
UC1854A/B uses average current mode control. Average current mode 
control ·maintains stable, low distortion sinusoidal line current without 
the need for slope compensation, unlike peak current mode control. 
The UC1 854A/B products improve upon the UC 1854 by offering a wide 
bandwidth, low offset Current Amplifier, a faster responding and im-
proved accuracy enable comparator, a V REF "good" comparator, UVLO 
threshoid options (16/10V for offline, 10.5/10V for startup from an auxil-
iary 12V regulator), lower startup supply curre t, and an enhanced mul-
tiply/divide circuit. New features like the amplifier output clamps, 
improved amplifier current sinking capability, and low offset VAC pin re-
duce the external component count while improving performance. Im-
proved common mode input range of the Multiplier output/Current Amp 
input allow the designer greater flexibility in choosing a method for cur-
rent sensing. Unlike its predecessor, R SET controls only oscillator 
charging current and has no effect on clamping the maximum multiplier 
output current. This current is now clamped to a maximum of 2 * IAC at 
all times which simplifies the design process and provides foldback 
power limiting during brownout and extreme low line conditions. 
A 1% 7.5V reference, fixed frequency oscillator, PV\M, Voltage Ampli-
fier with softstart, line voltage feedforward (V RMS squarer), input supply 
voltage clamp, and over current comparator round out the list of fea-
tures. 
Available in the 16 pin N, DW, and J and 20 pin Land Q packages. 
















ABSOLUTE MAXIMUM RA TINGS 
Supply Voltage Vee ............................... 22V 
GT Orv Current, Continuous . . . . . . . . . . . . . . . . . . . . . . . 0.5A 
GT Orv Current, 50% Duty Cyde. . . . . . . . . . . . . . . . . . . . 1.5A 
Input Voltage, VSENSE, VRMS ........................ 11V 
Input Voltage, ISENSE, Mult Out ...................... 11V 
Input Voltage, PKLMT .............................. 5V 
Input Current, RSET, IAe, PKLMT, ENA . . . . . . . . . . . . . . 10mA 
Power Dissipation ................................. 1W 
Storage Temperature ................ -65°C to +150°C 
Lead Temperature (Soldering, 10 Seconds) ......... +300°C 
CONNECTION DIAGRAMS 
DIL-16 & SOIC-16 
(Top View) 




Note 1: All voltages with respect to Gnd (Pin 1). 
Note 2: All currents are positive into the specified terminal. 
Note 3: ENA imput is internally clamped to approximately 1 OV 
Note 4: Consult Unitrode Integrated Circuits data book for infor-
mation regarding thermal specifications and limitations of 
packages. 
PLCC-20 & LCC-20 PACKAGE PIN FUNCTION 
(Top View) FUNCTION PIN 
Q & L Packages N/C 1 
Gnd 2 
PKLMT 3 
CA Out 4 
I SENSE 5 -
N/C 6 /3 2 1 2019 
Mult Out 7 
14 1ap IAe 8 
15 17P VA Out 9 
16 16P VRMS 10 
N/C 11 
17 15P VREF 12 
18 14P ENA 13 






GT Orv 20 
ELECTRICAL CHARACTERISTICS Unless otherwise stated, Vee=18V, Rr=8.2k, Cr=1.5nF, PKLMT=1V, VRMS=1.5V, 
1Ae=100µA, ISENSE=OV, CA 0ut=3.5V, VA Out=5V, VSENSE=3V, -55°C<TA<125°C for 
the UC1854A/B, -40°C<TA<85°C for the UC2854A/B, and 0°C<TA<70°C for the 
UC3854A/B, and TA=TJ. 
PARAMETER TEST CONDITIONS MIN TYP MAX k.JNITS 
OVERALL 
Supply Current, Off CAO, VAO = OV, Vee= UVLO - 0.3V 250 400 µA 
Supply Current, On 12 18 mA 
Vee Turn-On Threshold UC1854A 16 17.5 v 
UC1854B 10.5 11.2 v 
Vee Turn-Off Threshold UC1854A/ B 9 10 v 
Vee Clamp l(Vee) = lee(on) + 5mA 18 20 22 v 
VOLTAGE AMPLIFIER 
Input Voltage 2.9 3.0 3.1 v 
VSENSE Bias Current -500 -25 500 nA 
Open Loop Gain Vour = 2 to 5V 70 100 dB 
VOUT High ILOAD = -500µA 6 v 
VOUT Low ILOAD = 500µA 0.3 0.5 v 
Output Short Circuit Current Vour= OV 1.5 3.5 mA 

















Unless otherwise stated, Vee=18V, Rr=8.2k, Cr=1.5nF, PKLMT=1V, VRMs=1.5V, 
1Ae=100µA, ISENSE=OV, CA Out=3.5V. VA Out=5V, VSENSE=3V, -55°C<TA<125°C for the 
UC1854A/B, -40°C<TA<85°C for the UC2854A/B, and 0°C<TA<70°C for the UC3854A/B, 
and TA=TJ. 
PARAMETER TEST CONDITIONS I MIN TYP MAX ~NITS 
i CURRENT AMPLIFIER 
Input Offset Voltage VeM = OV ITA = +25°C -4 0 mV 
loverTemp -5.5 0 mV 
Input Bias Current( sense) VeM = OV -500 500 nA 
Open Loop Gain VeM = OV, VOUT = 2 to 6V 80 110 dB 
VOUT High ILOAD = -500µA 8 v 
' VourLow ILOAD = 500µA 0.3 0.5 v 
i Output Short Circuit Current VOUT = OV 1.5 3.5 mA 
i Common Mode Range -0.3 5 v 
Gain Bandwidth Product Fin = 100kHz, 1 OmV p-p, (Note 1) 3 5 mHz 
!REFERENCE 
Output Voltage IREF = OmA, TA = 25°C 7.4 7.5 7.6 v 
IREF = OmA 7.35 7.5 7.65 v 
1 
~ Load Regulation IREF = 1to10mA 0 8 20 mV 
Line Regulation Vee= 12 to 18V 0 14 25 mV 
' Short Circuit Current VREF= OV 25 35 45 mA 
i OSCILLATOR 
1 Initial Accuracy TA= 25°C 85 100 115 kHz 
' 
! 
Voltage Stability Vee = 12 to 18V 1 % 
I 
Total Variation Line, Temp 80 120 kHz I 
' 
' Ramp Amplitude (p-p) 4.9 5.9 v 
! Ramp Valley Voltage 0.8 1.3 v 
; ENABLE I SOFTSTART I CURRENT LIMIT 
Enable Threshold 2.5 2.65 2.8 v 
' Enable Hysteresis VFAUL T = 2.5V 500 600 mV 
; 
Enable Input Bias Current VENABLE= OV -2 -5 µA 
Propagation Delay to Disable Enable Overdrive= -100mV,(Note 1) 300 ns 
SS Charge Current VSOFTSTART = 2.5V 10 14 24 
i PKLMT Offset Voltage -15 15 mV 
i PKLMT Input Current VPKLMT = -0.1V -200 -100 uA ' 
I PKLMT Propagation Delay (Note 1) 150 ns I 
I MULTIPLIER 
I Output Current - IAe Limited 1Ae=100µA, VRMS = 1V, RSET = 10k -220 -200 -170 µA 
Output Current - Zero IAe=OµA, RSET = 1 Ok -2.0 -0.2 2.0 µA 
Output Current - Power Limited VRMS = 1.5V, Va = 6V -230 -200 -170 µA 
Output Current VRMS = 1.5V, Va = 2V -22 µA 
VRMS = 1.5V, Va = 5V -156 µA 
VRMS = 5V, Va = 2V -2 µA 
VRMS = 5V, Va = 5V -14 µA 
Gain Constant (Note 2) VRMS = 1.5V, TJ = 25°C, Va = 6V -1.1 -1.0 -0.9 A/A 
Note 1: Guaranteed by design, not 100% tested in production. 
. /ACx(Va-1.5V) 
Note 2: Gam constant (K) = 2 












Appendix E : Schematics Diagrams 
All schematics and printed circuit boards were created using Tango V2. l l . 
Controller schematics 
• Inverter - 80C552 microcontroller 
• Inverter - Interface drivers 
• Inverter - SKHI21 IGBT gate driver 
• Inverter - Analog interface 
• UC3854 power factor controller 
Power schematics 
• Boost converter 
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Appendix F : Software listing 
The following ·'C" listings are included: 
• UPSKern.h - Kernel header definitions 






















F~anklin C51 VS.63 I KeilC V5.10 
.''.!.. E. C 




32kB +Timer 0,1,2 +CT+ ADC+ watchdog 
None 
**•************~************************************************************/ 
::iifndef UPSKER.!'\ H 
::idefine UPSKERX H 
II OPERATING PAR::..METERS 
#define DEF OUTPUT FREQUENCY - -
#define DEF REGUh~TION SETPOINT 
::idefine PMAX 
#define DEF MIN ~CBUS 
#define DEF MAX JCBUS 
#define DEF DCBUS STARTUP 
#define DEF RIPPLE PERIOD 
#define DEF RIPPLE BAND 
#define DEF BATTERY LOW 





DEF BATTERY BOOST 
DEF SINK TEMP TRIP - -
DEF BAT TEMP TRIP 
DEF FAN ON TEMP 
#define DEF FAN OFF TEMP 
#define DEF CONF~G 
II INTERNAL SETPOINTS (all assume 
#define DEF PWMISR CYCLES 
#define DEF-T2 RELOAD 
#define DEF PHASE INCREMENT 
#define CHARGEUP TIME 
#define DISCHARGE TIME 
#define WAIT 4 RELAY 
#define WAIT 4 PFC 
#define WAIT 4 INVERTER 
#define INVERTER VDROP 
#define ADCNOISE LEVEL 
#define TEMPTOL 
#define MAX MA ADJSTEP 
#define MAX CHARGER DUTY 
#define MAX BULK CURRENT 
#define MAX BOOST CURRENT 
#define WATCHDOG INTERVAL 







#define MAINS FAILURE 
#define SHUTDOWN 
#define FRONT END FAILURE 
50 II Hz 
220 II Vrms 
5000 II Watts 
250 II Vrms-10% 
395 II Vrms+10% 
320 II Vdc 
50 II No. of 50Hz cycles to average over 
10 II Vdc Tolerable DC bus ripple voltage 
120 II Vdc 
165 II Vdc 
172 II Vdc 
80 II degc 
40 11 degc 
35 II degC 
25 II degC 
Ox75 
18MHz clock) 
341 II =276us of ISR time allocated 
(OxFFFF-DEF PWMISR CYCLES) 
(DEF OUTPUT-FREQUENCY*1491308l100000) 
100 II *43ms=4.3 seconds 
255 II *43ms=10.965 s~conds 
3 II *43ms=129rns 
100 II *43ms=4.3 seconds 
100 II Wait for output voltage stabilise 
10 II Voltage drop across IGBTs + filter 
4 II Uncertainity in ADC value 
10 II Temperature hystersis band 
5 II Maximum output voltage adj. step 
200 II Charger duty cycle 
5 II Maximum charger current 
1 II Boost to standby transfer current 






























I I :·'.es sage no' s 
#-:ie::':ne CR:\RGING BUS 
#-:ie::'ine DISCHARGING BUS 
#de:'.:ine BLEEDER ON -
#-:ie::'ine BLE:EDER OFF 
#-::ie:'.:ine FAN ON 
#-:ie::':ine FAN OFF 
#-:le fine BYPASS ON 
#:ie:Ei.ne BYP,Z\SS OFF 
#:iefine BAT PACK ON 
#::ie::'ine BAT PACK OFF 
-
#-:le fine IN RUSH LIMIT OFF 
#-:le fine IN RUSH LIMIT ON 
#define PFC ON 
#::l.efine PFC OFF 
#define LED ON 






























#define BLEEDER ENABLED (O==(P5&0x01)) 
#define FAN ENABLED ( P5&0x02) 
#define BYPASS ENABLED ( P5&0x04) 
#define BATPACK ENABLED (P5&0x08) 
#define IN RUSH LIMIT ENABLED (O==(P5&0x30)) 
#define PFC ENABLED (0==(P5&0x40)) 















uint VINV TEMP; 
uint VAMBIENT TEMP; 




uint REGULATION SETPOINT; 
uint VCNTRL_P,VCNTRL_I,VCNTRL D; 
uint MIN DCBUS; 
uint MAX DCBUS; 
uint DCBUS STARTUP; 
uint RIPPLE PERIOD; 
uint RIPPLE IDX; 
uint RIPPLE; 




II System status 
II Associated status message 
II Command to process 
II AC input voltage level 
II Output voltage level 
II Inverter heatsink temperature 
II Ambient temperature 
II DC bus voltage 
II Inverter output voltage (peak) 
II Voltage controller parameters 
II Level to transfer to battery pack 
II Level to shutdown PFC 
II Voltage at which to disable bypass 
II No. of cycles to average over 
II Current ripple cycle 
II Calculated DC bus ripple voltage 













uint PHASE INCREMENT; -
~int CYCLE COUNTER; 
uint BATTERY LOW; 
c:'..nt BATTERY FLOAT; 
uint BATTERY BOOST; 
uint CHARGER PWN; 
uint CHARGER STATE; 
uint ADC CHANNEL; 
uint PWM MA; 
II Min/max bus voltage in current 
II PWM table index 
II Sets the output frequency 
II No. of output cycles completed 
II Level for UPS shutdown 
II Charger float voltage level 
II Charger boost voltage level 
II Current pulse duty cycle 
II Boosting, floating etc. 
II Current signal being digitized 
II Modulation amplitude 
cycle 
uint SINK TEMP TRIP; 
uint BATTERY TEMP TRIP; 
uchar IOLATCH; 
II Heatsink over-temperature triplevel 
// 
/I IO latch state 




II 0,1-VLINE; 2,3-VBAT etc 
// Modbus - AEC driver interface 
#jefine DEVICE ADDRESS 
#~efine DSTRUCT SIZE 
16 /IModbus slave device address 
(sizeof(sUPS)>>l) 
#~fcef UPSKERN c 
I! Sine wave table used to generate the regular-sampled unipolar PWM 
code uchar SINETABLE[256]={ 















#define ADC_SEQSIZE 24 




0, 3, 7 I 
0,4,7, 
0,5,7, 
0,6,7 } ; 
bdata uchar CONFIG; II Global code block enable 
sbit USES PFC=CONFIGAO; 
sbit USES-VOLTAGE REGULATOR=CONFIGAl; 
sbit USES-RIPPLE REGULATOR=CONFIGA2; 
sbit USES-BATTERY CHARGER=CONFIGA3; - -
sbit USES PLL=CONFIGA4; 
sbit USES-ADC=CONFIGA5; 
sbit USES-SOFT STARTSTOP=CONFIGA6; 
sbit USES-CURRENT REGULATOR=CONFIGA7; 
bit PowerFailure; 
bit NewCycle; 
data uchar Sampleidx; 
data uchar Tick; 
data uchar RIPPLE SHIFT,RIPPLE_IDX; 
data uint PHASE ACCUMULATOR; 
data uint PHASE INCREMENT; 
II Phase accumulator roll 
II ADC sequencer index 
II Timer for contactors 
II Shift to minimise DC bus ripple 
II PWM table index 











data uint CYCLE_COUNTER; 
data uchar ADC_CHANNEL; 
data uchar Raw.Z\DC[S]; 
data uchar PWr! MA; 
data uchar PcwerUpState; 
xdata sUPS SYS; 
xdata '..lchar PWMLookup[128] [128]; 
void CommandP:-ocessor (); 
void I~itSystem(); 
void PowerUp 1 1 ; 




extern code uchar SINETABLE[256]; 
extern data uchar RIPPLE SHIFT,RIPPLE 
extern data uint PH.~SE ACCUMULATOR; 
extern data uint PHASE INCREMENT; -
extern data uint CYCLE COUNTER; 
extern data uchar ADC CHANNEL; 
extern data uchar RawADC[S); 
extern data uchar PWM MA; 




II Current ADC channel 
II Modulation amplitude 
II State-machine index 
II System variables 

























Franklin C51 VS.63 / KeilC V5.10 
Onthou A.E.C verwyderings permit nommer 




32kB +Timer 0,1,2 +CT+ ADC+ watchdog 
None 
T*~************************** REVISION HISTORY ***************************** 
::late: 2/10/95 
~1od: Blew MOSFET - included PFC power-up/down 
.Jat:e: 7 I 4/96 
:1od: IGBT+MOSFET overheat - replaced sink . 
.Jate: 22/10/97 
Mod: Blew 552 - replaced with 517 










//#define USES WATCHDOG 
LARGE 
/*********************************** TAG ************************************/ 
static code char STAG[]="Supply Friendly Uninterruptible Power Supply V2.0\n"; 
static code char HTAG [] ="PWMCPU2a-c. sch, DRVCARD.pcb\n"; 
static code char Author [] ="CJM"; 
static code char Source [] = FILE 
static code char Date[]= DATE -










II Processor definitions 
II Faster printf, memcpy etc. 
! I Allow OMA 
II All standard functions/prototypes 
II HEXLoad version info support 
II Modicon Protocol Support 
/********************************* MA I N **********************************/ 






while (1) { 
switch((uchar)SYS.STATUS) { 
case TRIP: break; 
case RUN: 
II Press 'V' to show software info 
II Press 'H' to show hardware info 
















PWM MA=SYS.PWM MA; 
- -
if(USES_RIPPLE_REGULATOR) RippleRegulator(); 











UpdateIO ( \ ; 
II Should never be executed ... 
/~---------------------------------------------------------------------------
~oid PowerUp(\ - Brings the UPS on-line, enabling contactors, PFC, 
:nverter as required. 
---------------~-----------------------------------------------------------*I 
·i::::..."'. Pc-,.re::Up () 








if(SYS.VDC_BUS>SYS.MIN DCBUS) { 
IN RUSH LIMIT OFF; 
Tick=wArT 4 RELAY; 
++PowerUpState; 
break; 
case 2: if {O==Tick) ++PowerUpState; break; 
case 3: PFC ON; FAN ON; ++PowerUpState; break; 
case 4: if(SYS.VDC_BUS>SYS.DCBUS STARTUP) ++PowerUpState; break; 
case 5: 
Restartinverter(); 
Tick=WAIT 4 INVERTER; 
++PowerUpState; 
break; 











Tick=WAIT 4 RELAY; 
BLEEDER_OFF; 
IN RUSH LIMIT ON; - - -
SYS.IOLATCH=PS; 




Tick=WAIT 4 RELAY; 
II Should be on already but anyway ... 











IN RUSH LI~IT OFF; 
;5y5. IOLATC:-'.=P5; 
·,1hile (0 '=Tick); 
?Al\ ON; 
if USES PFC:) { 
PFC Ol\; 
SYS. IC::_J\.TCH=PS; 
Tick=i'i.:\IT 4 PFC; 
while .''=Tick); 
~estartinverter('; 
-::'ick=WAIT .; INVERTER; 
:~YS. IOLATC:C:=PS; 
·,;h:..le(0 1 =':":..ck); 
=-.E::- ON; 
: i ei·.-Cycl e= :.C..LSE; 





II Cooling system on-line 
II PFC boosts the DC bus voltage 
II Skip the filter transient period 
II Inverter up & running 
II Takeover load at next zero-crossing 
IY----------------------------------------------------------------------------
~eStartinverter () - Sets up the compare timer and CCU for PWM generation 
en P4.0 and P4.l (unipolar PWM) 
----------------------------------------------------------------------------*I 
void Restartinverter() 
:-2CON=O; II Stop timer 2 
// Compare timer 








setup - Compare mode 0, CMO & CMl enabled 






SYS.PWM MA=PWM MA=CalcDCBusMa(); 
II CMx assigned to Timer 2 
II Never changes (8-bit PWM for 
II Hold output low at power-up 
II Never changes (8-bit PWM for 
II Hold output low at power-up 
II CMx assigned to Comp. timer 
II CMx enabled onto P4.0,P4.1 
speed) 
speed) 
II Flush previous setup (+T2PS1=0) 
II Clk=Foscl16 -> Fpwrn=4394,53125Hz 
II Clk=Foscl8 -> Fpwrn=8789.0625Hz 
II OxFF??, only '?' must change 
II Kickstart->256 clocks till overflow 
SYS.PHASE ACCUMULATOR=PHASE ACCUMULATOR=O; - -
SYS.RIPPLE IDX=RIPPLE IDX=O; 
- -










I RUN interrupt priority setup 
II Restart Timer 2 
CTCON&=Ox7F; 
T2CON&=Ox60; 
T2CON I =Oxll; 
II EX1,T2,COM1,T0,Tl 
II INTl edge sensitive 
II Flush previous edge flag 
II Hardware fault detector enabled 
II Clear T2PS1 (elk prescaler bit) 
II Retain I3FR & I2FR bits 












ET2=1; II Enable PWM update 
/•---------------------------------------------------------------------------




Tick=WAIT 4 RE!_='l.Y; 
F~C OFF; 
SYs-:--roLl\TCH=P5; 











w:iile (0 1 =Tick); 
II Insurance Timer 1 +global enabled 
II Phase-lock input-output waveforms 
II Disable PWM update 
II Disable hardware fault detect 
II Disable P4.0,P4.1 compare function 
II PWM outputs = 0 
























II *** DPDT disconnects PFC from line 
II Wait for DC BUS to discharge 
II COMl,TO,Tl 
SYS.STATUS=TRIP; II ->flush command 
SYS.CYCLE COUNTER=CYCLE COUNTER=O; 
SYS.PHASE-ACCUMULATOR=PHASE ACCUMULATOR=O; 
/*---------------------------------------------------------------------------
void CommandProcessor() - Reacts to SYS.COMMAND by modifying SYS.STATUS, 




if((NOCMD!=SYS.COMMAND) I I (CMD_UPDATE)) { 

















Sh"i tch ( i uchar) SYS. COMMAND) ( 
case TRIP: PowerDown(); break; 
case RUN: PowerUp(); break; 
case TEST: SYS.MODEA=TEST; SYS.COMMAND=NOCMD; break; 
case NOCMD: break; 
default: II *Unrecogni~ed command* 




void UpdateIO() - Enables disables contactors, indicators 
---------------------------------------------------------------------------*I 
·:::i:=: Upda::eIO () 
iata l.ii.nt Temp; 
.::...oc CH.'u'JNEL&=Ox07; II 0 .. 7 valid channels 
~f(USES ADC){ 
if (ET2&&IADC) { 
Temp=(ADDATH * SYS.ScaleFactor[ADC_CHANNEL]) I 
(uchar)SYS.ScaleFactor[ADC_CHANNELIOx08]; 
*(&SYS.IBAT+ADC_CHANNEL)=Temp; 
ADC CHANNEL=ADC SAMPLE SEQ[Sampleidx); 
++sampleidx; - -


















SYS.CYCLE COUNTER=CYCLE COUNTER; 
if( (ET2&NewCycle) Ii 'ET2) { 
NewCycle=FALSE; 
if(TEST==SYS.MODE) { 
II Allow a channel change 
II Change channel 
II Flush isr flag 
II Start the next conversion 
CHANNEL=ADC_SAMPLE_SEQ[O]; 
II Kickstart 
II Update all other USES xxxx 












PHASE_INCREMENT=SYS.PHASE_INCREMENT;ll Modify the output frequency 






































II Bleeder ON 
II -> PFC off 
II ->Turn DlO LED on 
// PFC ON 
II -> Inrush+ bleeder off 
II ->Turn D8, DlO LED off 
II ->Turn pfc D9 LED on 
II Inrush ON 
II Inverter active->inrush off 
II Turn D8, inrush LED off 




SYS.PHASE ACCUMULATOR=PHASE ACCUMULATOR; 
- -
SYS.ADC CHANNEL=ADC CHANNEL; - -
SYS.IOLATCH=P5; 
) 
II Overheat over-ride 




































SYS. I 3AT=0; 
SYS. IOUT=O; 
SYS.VLINE=DEF REGULATION SETPOINT; 
SYS.VOUT=DEF REGULATION SETPOINT; 
SYS. VBAT=DEF B.:\TTERY FLOAT; 
SYS. VINV TEMP=0; 
SYS. VAMEIENT TE.i'-IP=O; 
SYS.VDC BUS=O; 
II Load supplied by line not UPS 
II Save the diode bridge & FRED 
II Force IGBT PWM signals low 




SYS.MIN DCBUS=DEF MIN DCBUS; - -
SYS.MAX DCBUS=DEF MAX DCBUS; - - -
SYS.DCBUS STARTUP=DEF DCBUS STARTUP; - - -
SYS.RIPPLE PERIOD=DEF RIPPLE PERIOD; 
SYS.RIPPLE-IDX=RIPPLE-IDX=O;-
SYS.RIPPLE=OxFF; 
SYS.RIPPLE SHIFT=RIPPLE SHIFT=O; 
SYS.RIPPLE VMIN=OxFF; 
SYS.RIPPLE VMAX=O; 
II Assume worst possible ripple 
II Kickstart min< vdc check 
II 
SYS.PHASE ACCUMULATOR=PHASE ACCUMULATOR=O; 
SYS.PHASE INCREMENT=PHASE INCREMENT=DEF PHASE INCREMENT; 
SYS.CYCLE COUNTER=CYCLE COUNTER=O; 
SYS.BATTERY LOW=DEF BATTERY LOW; 
- - -
SYS.BATTERY FLOAT=DEF BATTERY FLOAT; 
- - -
SYS.BATTERY BOOST=DEF BATTERY BOOST; - -
SYS.CHARGER PWM=O; 
SYS.CHARGER=STATE=FloatCharge; II Assume batteries are charged 
SYS.PWM MA=PWM MA=O; 
- -
SYS.SINK TEMP TRIP=DEF SINK TEMP TRIP; - -













II IBat.=.196078431373 R=lOO, 1000:1 LEM 
II Iout=.196078431373 R=lOO, 1000:1 LEM 
II VLine=.0980392156863 
II Vout=0.980392156863 5V=255=250Vrms 
II VBat=l.5625 
II VInvTemp 
II VAmbTemp=0.490196078431 LM35=10mVIC*4 
























I I VInvTemp 









:'I Analog to digital 
.4.DCONl &=OxFO; 
.4.DCONl I =OxBO; 
.4.DCONO&=OxCO; 
:3ampleidx=O; 
:._f (USES_ADC) { 
converter setup 
II COMl,TO,Tl 
II Flush channel selection 
II ADCL=l if Fosc>l6MHz -> 12.4uslconv 
II Flush channel selection 











II Timer 2 - PWM update 
CRCL=(uchar)DEF T2 RELOAD; 





II Generate PWM scaling table lookup 
:or(Tabidx=O;Tabidx<Ox80;++Tabidx) { 
II Flush ISR flag 
II Change channel 
II Start the first conversion 
II i6-bit timer, runs continuously 
II Overflow counter (++every 43.7ms) 
II Interrupt enabled 
II Fixed time allocated to PWM isr 
II Clear T2PS1 (elk prescaler bit) 
II Retain I3FR & I2FR bits 
II Auto-reload, Clk=Foscll2, running 





PowerFailure=FALSE; II Optimistic approach 
/*+*************************************************************************** 
************************ INTERRUPT SERVICE ROUTINES ************************* 
****************************************************************************/ 
l*---------------------------------------------------------------------------
nardwareFault () - Called by SKHI21 IGBT drivers on an overcurrent or 
other fault condition. Reset by turning both PWM inputs off. 
---------------------------------------------------------------------------*I 





II Disable PWM update 
II Disable compare function 




















.5'."S. fa.LARM=IGB':'Faul t; II Over-current ? 
;~---------------------------------------------------------------------------
?\vMService () - Called by Timer 2 interrupt to update the PWM outputs. 
---------------------------------------------------------------------------*I 
·.··,:..::: PWMService ( interrupt INT T2 using 1 
1-
C:ata uchar WaveValue; 
82.ta uint Temp,prevACC; 
prevACC=PHASE ACCUMU:::.ATOR; 
?~~SE ACCUMUh;TOR+=P:iASE INCREMENT; 
:..:'.:(USES_RIPPLE_REGUh~TOR) 
WaveValue=SINETA3LE[ ( (PHASE_ACCUMULATOR>>S)+RIPPLE SHIFT)&Ox7F); 
else 
WaveValue=SINETABLE[ (PHASE_ACCUMULATOR>>8)&0x7F); 










ADCService() - Converts each analog channel - in sync with the 
inverter PWM to reduce noise on readings. 
-----------------------------------------------------------------------*I 
i:'.: ( IADC) { 
RawADC[ADC CHANNEL)=ADDATH; 

















II Start new cycle channel @ VOUT 
II Allow a channel change 
II Change channel 












:~ocjTick() - ~ecrements Tick every 43 milliseconds 
---------------------------------------------------------------------------*/ 













Appendix G : Voltage adjustment by phase-shifting the inverter 
legs 
The following MCS:' l assembly code, called by the timer zero interrupt, was used to 
evaluate the phase-shifting voltage control method. 
push PSW 































Timer zero interrupt ent1y point 
Update the.frequency synthesis 
accumulator 
Get address of linearisation table 
Save table shift 
Move to the beta adjustment table 
Include beta correction to pointer 
Update phase leg zero 
Update phase leg one 
Restore all registers 












Appendix H : IEC555-2 Harmonic limits 
The European and South African single phase electrical systems both distribute power 
at 220-250 \ olts. This implies the current is half that for an equivalent load operating 
on the 120 volt L'SA network, allowing smaller gauge wire and fuses. The 
disadvantage of this system is the increased sensitivity to circulating currents. 
IEC 555 HARMONIC CURRENT LIMITS 
Cla..c.s .ti. Class D Class D 
Odd harmoni_-s limits absolute relatro1e 
(n) (.4) (.4) mA/W 
3 2.30 1.00 3.6 
5 1.14 0.60 2.0 
7 O.T? 0.45 1.5 
9 0.44 0.30 1.0 
11 0.33 0.18 0.6 
13 0.21 0.15 0.51 
15to39 0.15x( 15/n) 0.18x(11/n) 0.6x(11/n) 
Even ffi rm on cs 
2 1.00 .3 
4 .43 .15 0.5 
6 .3 
s to40 0.23x(8/n) 
Figure 1: International Electrotechnical 
Commission harmonic current limits 
With the goal of minimising the 
circulating currents, the International 
Electrotechnical Committee (IEC) 
generated the IEC 555-2. This 
specification sets limits for currents at 
each harmonic frequency through the 
40th harmonic. The IEC also divided 
equipment into four classes, each 
with its own set of harmonic current 
limits. 
Power supply designers and users 
need only be concerned with two of 
the four classifications: Class A and 
D. Class D covers equipment with a 
"predefined" current waveform. Class 
A covers equipment that does not fall 
into one of the other categories. The 
odd harmonic limits for Class A 
equipment are twice as high as those 
for Class D. It is twice as hard to 
meet the Class D requirement as the 
Class A. 
In Class A equipment the maximum third harmonic current is 2.3 amperes. In Class D 
it is limited to just 1. 08 amperes. The third harmonic current drawn by a switch mode 
power supply without power factor correction is typically 82 percent of the 
fundamental current. This means an uncorrected switch mode power supply drawing 
more than 15 5 watts from the AC line will have a third harmonic current that exceeds 
the Class D limit. The same power supply could draw about 300 watts from the AC 
mains before it exceeded the third harmonic limit ~or Class A equipment. To qualify for 
Class A status, the dead angle of the current waveform must be less than 45 degrees. 
The rectifier must conduct for at least 315 degrees of each 360 degree input cycle. A 
315 degree conduction angle yields a power factor between 0. 85 and 0. 90 -











Appendix I: The effect of a reactive load on the DC bus ripple 
regulator 
In following analysis. the high-frequency switching effects of both the power factor corrector 
(PFC) and IGBT inverter are ignored. 
Line frequency: f: = 50 
(0 :=2·7l·f 




iload( t) : = [2 · Irrns ·sin( oH - acos( pf)) 











0 0.005 0.01 
' ' ' ' ' ' ' ' 
0.015 0.02 
Since power in a resistance is proportional to the square of the current, the instantaneous 
power is always positive. However, in reactive load, energy is exchanged between the source 
and load as illustrated above. At the start of the cycle p(t) is negative indicating a return of 
energy from the load. As the current passes through zero, energy is again absorbed by the 
load until the voltage goes negative. This exchange of energy limits the ability of the regulator 
to reduce the DC bus voltage ripple. 
Re-arranging the instantaneous power, yields the real and reactive components: 
~ := acos( pf) 












Real power: pr(t) :=2·Vnns·lm1s·sin(w·t{cos{~) 
Reactive power: px( t) :=- Vnns·ln11S·sin( 2 ·w ·t) ·sin(~) 
pr{ I) 
p.x( t) , ' , ' , ' p( t) / ' 
0 
' / ' 
' / ' / ' 
-J 









The PFC is a unidirectional source by virtue of the boost diode. Therefore the reactive load 
power must be supplied by the DC bus capacitance. This exchange of energy results in a DC 
bus voltage ripple. 
PFC regulation setpoint: Vav :=I 
Ripple voltage: Vr :=I 
DC bus capacitance: C :=I 






Emax :=-·C·(Vav+ Vr) 
2 
1 [ 2 2] Echg :=-·C. (Vav+ Vr) - (Vav- Vr) 
2 
Echg :=2-C.Vav·Vr 






















After simplifying yields the following expression for the DC bus ripple magnitude 
Vr := Vnns·ln11S·sin(~) 
rr·C·Vav 
Vr = 0.191 
The above expression is the minimum ripple that can be expected on the DC bus for a reactive 
load. It assumes the delivery of current by the PFC and the extraction of current by the load are 
in phase i.e capacitor current lc=O. 
If this is not the case. an addition ripple due to the difference current must also be included. 
PFC current: Ipfc :=f2·1rms 
ipfc(t) :=Ipfc. sin(oH) i 
The ripple regulator reduces the DC ripple by shifting the inverter phase voltage relative to the 
incoming voltage to synchronise the currents. 
iload( t, a, pf) :={2 ·lrms .. sin( w ·t - acos( pf)+ a) 
The difference current is ... 
idiff(t,a,pf) :=ipfc(t)- iload(t,a,pf) 
Integrating yields the difference voltage 
Vdifl{ t, 0, pf) 
Vdifl{t,cj> ,pf) 




Vdiff(t,a,pf) :=L idiff(t,a,pf)dt+ Vav 
c 0 
Ripple for 0, acos(pf), pi/2 phase shift 
1001 
-------------------------~ ------ -------------------------~ 
0.999 
0.998 
0.997 .___ ____ __.__ _____ ..__ ____ __._ ______ _, 
















Line voltage (peak): 
Line current (peak): 
Line frequency: 
Switching frequency: 
L := 500· 10- 6 
Vm :=255 













The diode power loss is the sum of the conduction, reverse and switching losses. 
Line voltage waveform: 
In vm(n) := Vm·s) 2 7t (n + 1) ·Tc] 
'1 T IT 
Line current waveform: 
' :rx t 
nTc (n+t-l0r.)Tc (n+1)Tc 
i(n) :=il(n) 
Diode duty cycle: &D(n) := vm(n) 
Vo 
Center of the diode conduction interval: Tx(n) :=Tc· n +I -
8D(n) 
Inductor down slope: A(n) := vm(n)- Vo 
L 




















Difference between reference and inductor current: B( n) := i( n) - A( n) Tx(n) 
Calculate across a half cycle: n:=0.1 .. N-1 
Average current: 2 [~ [ A( n) 2 J] !Dav :=T· ~ 2 Tc 8D(n)-(2·n + 2- bD(n)) + B(n)Tc-bD(n) 
Define: 
!Dav = 12.079 
2 
C(n) := A(n) -Tc3 ·8D(n)·[3-(n-(n+ 2- &D(n)) +I - 8D(n)) + 8D(n)2] 
3 
2 2 D(n) :=A(n)·B(n)Tc ·(8D(n)-(2·n + 2- oD(n))) + B(n) Tc-OD(n) 
RMS current: IDnns := ~·I(C(n)+D(n)) 
11 
IDrms = 19.215 
The following values are extracted from diode sub-section of the APT5012JNU2 datasheet 
Maximum forward voltage: Vf := 1.5 
Dynamic forward resistance: Rd:= 0.011 
Conduction losses: 
2 Pcond := Vf.IDav + Rd·IDrms 
Pcond = 22.18 
The turn-on losses are much lower than the conduction losses.The following data is extracted 
form the APT5012JNU2 performance graphs. 
Forward recovery time: tfr :=200·10- 9 













In continuous conduction mode, the dynamic resistance and threshold voltage is required. 
IF 
I Fmax 
Pon:= 0.4·( Vfp- Vf)-If.tfr·Fc 




To continue calculations, a di/dt must be selected. It can be shown that there is a  optimum 
di/dt where the efficiency of the converter is maximised. 
Assuming: diFdt := 200-10
6 





Poff :=L'\' Vo·lnn ·S 
T i...J 3 ·diFdt 
n 
Poff= 4.275 
The above loss is far from accurate as the datasheet for the APT5012JNU2 contains very little 
information with regard to a softness factor and reverse recovery current at various operating 
points. The worst case values are assumed throughout the switching cycle. 




G(n) := i(n) Inn (2 + S) 
2 diFdt 
Turn-on loss in the MOSFET due to the diode: Pton :=2-~0 ·I (M + G(n)) 
n 
Pton = 110.562 
Total loss due to the diode: Pdiode := Pcond +Pon+ Poff+ Pton 


















A(n) := vm(n) 
L 
Centre of the MOSFET conduction interval: ln-1 ------- ------ ---
IT 
:ry t 
Ty(n) := Tc·(2·n + 1 - oD(n)) 
2 
nTc (n+1-6on)TC (n+1)Tc 
2 
Current reference: I(n) := A(n) Tc3 .[ (n + 1- oD(n))3 - n3] 
3 
B( ) ·-I . 2·n ·nTc A( ) 2·n + 1 - oD(n) ·Tc n .- p·sm, - n · -----
T " 2 . 
RMS current: IMrms := ~·L (I(n) + J(n)) IMrms = 16.703 
n 
Conduction loss: rds :=0.12 
Pcond :=rds·IMrms
2 
Pcond = 33.48 
K(n) := (I(n) + Irm)
2 
+ [s· Irm2 ] + S· Irm·I(n) 
2 3 2 




Total loss due to the MOSFET: Pmosfet : = Pcond + Pon 













Ploss := Pdiode + Prnosfet 
Ploss = 304.482 Watts 
The above result is worst case. During the calculation, assumptions were made due to the lack 
of information in the APT5012JNU2 datasheet. The result does however compare favourably witl 













Appendix K : Photographic images of the final converter 
In section 1. 5, it was stated that the thermal design is not robust. This was 
demonstrated when work continued on the system in Pretoria. A two-thousand metre 
increase in altitude from Cape Town to Pretoria rendered the original heatsink 
unusable. The system was then reassembled onto a 0.052°C/W forced-air cooled 
heat sink. 
The following images were captured using a hand-held Casio QV-11 CCD camera. 
Later the data was transferred to the PC through an RS232 connection. 
Figure 2: Power factor corrector 











The placement of the DC bus capacitors virtual on top of the IGBT modules helped 
minimise the inductance and therefore voltage overshoot. The high speed MKS-FKP 
polypropylene decoupling capacitors were bolted under the electrolytic capacitors. 
Figure 4: UPS control electronics 
During the development process, a lapse in concentration resulted in the application of 
lSV to the 80C552 microcontroller board. As the damage was extensive a substitute 
board was fastened to the aluminium plate as illustrated above. 
Also illustrated on the lower left of Figure 4 is the metal box used to shield the power 
factor controller electronics. 
Figure 5: PFC - inverter bus bars 
Aluminium bus-bars were used to connected the PFC and inverter. A miniature fan 
salvaged from a 486DX CPU, strapped onto the bus-bars, cooled the +SV and + l SV 












Appendix L: System efficiency 
Test 1 
Vin lin Vb us Vout lout Pin Pout %eff 
150 2.67 385.60 229.00 0.99 400.50 226.71 56.61 
160 2.53 385.50 229.00 0.99 404.80 226.71 56.01 
170 2.38 385.40 229.00 0.99 404.60 226.94 56.09 
180 2.25 385.20 229.00 1.00 405.00 228.54 56.43 
190 2.15 385.10 229.00 1.00 408.50 229.00 56.06 
200 2.05 385.00 229.00 1.00 410.00 229.00 55.85 
210 1.96 384.70 228.00 0.98 411.60 222.30 54.01 
220 1.87 384.50 229.00 0.97 411.40 222.13 53.99 
230 1.81 384.30 229.00 0.96 416.30 218.70 52.53 
240 1.75 384.10 228.00 0.95 420.00 216.60 51.57 
250 1.68 383.90 228.40 0.95 420.00 216.98 51.66 
Test 2 
Vin lin Vb us Vout lout Pin Pout %eff 
150 3.34 385.20 228.00 1.33 501.00 303.24 60.53 
160 3.12 385.10 228.00 1.33 499.20 303.24 60.75 
170 2.92 384.90 228.00 1.33 496.40 303.24 61.09 
180 2.78 384.80 228.00 1.33 500.40 303.24 60.60 
190 2.63 384.60 228.00 1.33 499.70 303.24 60.68 
200 2.51 384.50 228.00 1.33 502.00 303.24 60.41 
210 2.41 384.40 228.00 1.33 506.10 303.24 59.92 
220 2.30 384.10 228.00 1.33 506.00 303.24 59.93 
230 2.22 383.90 228.00 1.33 510.60 303.24 59.39 
240 2.12 383.70 228.00 1.33 508.80 303.24 59.60 
250 2.06 383.50 228.00 1.33 515.00 303.24 58.88 
Test 3 
Vin lin Vb us Vout lout Pin Pout %eff 
150 5.47 384.20 228.00 2.63 820.50 599.64 73.08 
160 5.14 384.00 228.00 2.65 822.40 604.20 73.47 
170 4.78 383.80 228.00 2.65 812.60 604.20 74.35 
180 4.55 383.60 228.00 2.65 819.00 604.20 73.77 
190 4.30 383.50 228.00 2.65 817.00 604.20 73.95 
200 4.11 383.40 228.00 2.65 822.00 604.20 73.50 
210 3.91 383.20 228.00 2.65 821.10 604.20 73.58 
220 3.74 383.00 228.00 2.65 822.80 604.20 73.43 
230 3.58 382.70 228.00 2.65 823.40 604.20 73.38 
240 3.43 382.50 228.00 2.65 823.20 604.20 73.40 
250 3.30 382.30 228.00 2.65 825.00 604.20 73.24 
Test 4 
Vin lin Vb us Vout lout Pin I Pout %eff 
150 10.08 381.40 230.30 5.30 1512.00 1220.59 80.73 
160 9.33 381.40 230.10 5.26 1492.80 1210.33 81.08 
170 8.82 381.30 231.00 5.26 1499.40 1215.06 81.04 













190 7.80 380.90 231.00 5.26 1482.00 1215.06 81.99 
200 7.42 380.70 231.00 5.26 1484.00 1215.06 81.88 
210 7.08 380.60 231.00 5.26 1486.80 1215.06 81.72 
220 6.76 380.30 231.00 5.26 1487.20 1215.06 81.70 
230 6.49 380.20 231.00 5.26 1492.70 1215.06 81.40 
240 6.21 380.00 231.00 5.26 1490.40 1215.06 81.53 
250 5.97 379.70 231.00 5.26 1492.50 1215.06 81.41 
Test 5 
Vin lin Vb us Vout lout Pin Pout %eff 
180 10.15 379.50 225.00 6.84 1827.00 1539.00 84.24 
190 9.95 379.30 229.70 6.93 1890.50 1591.82 84.20 
200 9.44 379.20 229.70 6.93 1888.00 1591.82 84.31 
210 9.10 379.00 228.00 6.98 1911.00 1591.44 83.28 
220 8.66 378.70 229.00 6.95 1905.20 1591.55 83.54 
230 8.17 378.60 229.00 6.91 1879.10 1582.39 84.21 
240 7.88 378.50 229.00 6.91 1891.20 1582.39 83.67 
250 7.53 378.10 228.00 6.94 1882.50 1582.32 84.05 
Test 6 
Vin lin Vb us Vout lout Pin Pout I %eff 
180 14.06 376.20 230.00 9.56 2530.80 2198.80 86.88 
190 13.60 376.20 228.00 9.46 2584.00 2156.88 83.47 
200 12.60 376.10 229.00 9.56 2520.00 2189.24 86.87 
210 12.20 376.20 230.00 9.42 2562.00 2166.60 84.57 
220 11.55 376.00 229.00 9.58 2541.00 2193.82 86.34 
230 11.00 375.50 230.00 9.53 2530.00 2191.90 86.64 
240 10.52 375.50 228.00 9.59 2524.80 2186.52 86.60 
250 10.12 375.50 228.00 9.44 2530.00 2152.32 85.07 
Test 7 
Vin lin Vb us Vout lout Pin I Pout I %eff 
180 18.60 372.00 227.00 12.00 3348.00 2724.00 81.36 
190 16.75 372.60 227.00 12.01 3182.50 2726.27 85.66 
200 16.01 372.50 230.00 12.06 3202.00 2773.80 86.63 
210 15.35 372.30 229.00 12.12 3223.50 2775.48 86.10 
220 14.65 372.50 228.00 12.11 3223.00 2761.08 85.67 
230 14.14 372.40 228.00 12.08 3252.20 2754.24 84.69 
240 13.07 372.40 229.00 12.06 3136.80 2761.74 88.04 
250 12.60 372.40 230.00 12.08 3150.00 2778.40 88.20 
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